



## 88PG839

Ultra Low Power, 2MHz, 2A Output  
Current Field Programmable  
Hysteretic Step-Down Switching  
Regulator




Datasheet

Datasheet.Live

Microsoft Use Only

Doc. No. MV-S106081-02, Rev. D  
July 8, 2010

## Document Conventions

	<p><b>Note:</b> Provides related information or information of special importance.</p>
	<p><b>Caution:</b> Indicates potential damage to hardware or software, or loss of data.</p>
	<p><b>Warning:</b> Indicates a risk of personal injury.</p>

## Document Status

Doc Status: 2.00	Technical Publication: 0.xx
------------------	-----------------------------

For more information, visit our website at: [www.marvell.com](http://www.marvell.com)

### Disclaimer

No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose, without the express written permission of Marvell. Marvell retains the right to make changes to this document at any time, without notice. Marvell makes no warranty of any kind, expressed or implied, with regard to any information contained in this document, including, but not limited to, the implied warranties of merchantability or fitness for any particular purpose. Further, Marvell does not warrant the accuracy or completeness of the information, text, graphics, or other items contained within this document. Marvell products are not designed for use in life-support equipment or applications that would cause a life-threatening situation if any such products failed. Do not use Marvell products in these types of equipment or applications.

With respect to the products described herein, the user or recipient, in the absence of appropriate U.S. government authorization, agrees:

- 1) Not to re-export or release any such information consisting of technology, software or source code controlled for national security reasons by the U.S. Export Control Regulations ("EAR"), to a national of EAR Country Groups D:1 or E:2;
- 2) Not to export the direct product of such technology or such software, to EAR Country Groups D:1 or E:2, if such technology or software and direct products thereof are controlled for national security reasons by the EAR; and,
- 3) In the case of technology controlled for national security reasons under the EAR where the direct product of the technology is a complete plant or component of a plant, not to export to EAR Country Groups D:1 or E:2 the direct product of the plant or major component thereof, if such direct product is controlled for national security reasons by the EAR, or is subject to controls under the U.S. Munitions List ("USML").

At all times hereunder, the recipient of any such information agrees that they shall be deemed to have manually signed this document in connection with their receipt of any such information.

Copyright © 1999–2009. Marvell International Ltd. All rights reserved. Marvell, Moving Forward Faster, the Marvell logo, Alaska, AnyVoltage, DSP Switcher, Fastwriter, Feroceon, Libertas, Link Street, PHYAdvantage, Presteria, TopDog, Virtual Cable Tester, Yukon, and ZJ are registered trademarks of Marvell or its affiliates. CarrierSpan, LinkCrypt, Powered by Marvell Green PFC, Qdeo, QuietVideo, Sheeva, TwinD, and VCT are trademarks of Marvell or its affiliates.

Patent(s) Pending—Products identified in this document may be covered by one or more Marvell patents and/or patent applications.

## Ultra Low Power, 2MHz, 2A Output Current Field Programmable Hysteretic Step-Down Switching Regulator

Marvell. Moving Forward Faster

### PRODUCT OVERVIEW

The Marvell® 88PG839 is a high performance, hysteretic step-down switching regulator that utilizes a proprietary, internally compensated Pulse Width Modulation (PWM) control to regulate the output voltage. The regulator offers fast transient response time and requires no external compensation. The device operates from an input voltage range of 2.7V to 5.5V and delivers up to 2A DC output current. The switching frequency is typically 2MHz, allowing the use of low profile surface mounted inductors and low value ceramic capacitors.

The step-down regulator includes programmable ability to easily set the output voltage with external resistors. The output voltage range is 0.64V to 3.63V. The output voltage can be changed On-the-Fly (OTF) from a nominal value by a percentage through connecting the OTF pin to a high level, making it ideal for portable applications. The adjustment percentage is user programmable from -20% to +10% by a resistor connected between PSET pin and ground.

The 88PG839 can be externally set to Pulse Frequency Modulation (PFM) or Pulse Width Modulation (PWM) mode via the PFM pin. The quiescent current in PFM mode is less than 32µA. The regulator can achieve 95% efficiency under loaded conditions.


### Features

- Input voltage range 2.7V to 5.5V
- Output voltage range 0.64V to 3.63V
- Hysteretic step-down regulator
- 32µA (typical) quiescent current
- 3mm x 4mm DFN-12 package
- 2MHz switching frequency
- Small and low-profile inductors
- Stable with low-ESR ceramic output capacitor
- -20% to +10% On-the-Fly output voltage adjustment
- Internal compensation
- Up to 95% efficiency
- 2A DC output current
- 72 output voltage selections using AnyVoltage™ Technology
- Built-in under/over voltage lockout
- Thermal shutdown protection
- Soft start to minimize the in-rush current


### Applications

- Portable computing
- Personal Digital Assistant (PDA)
- Cell phones
- Ultra-Mobile PC (UMPC)

**Figure 1: Typical Application Circuit**



Example placement for input capacitors



**All input capacitors (Cin) must place close to the IC!!!!**

**Caution!** This is a very high frequency device, and proper PCB layout is required. Refer to [Section 6, Applications Information, on page 47](#) for further information.



THIS PAGE INTENTIONALLY LEFT BLANK

---

# Table of Contents

<b>Product Overview</b> .....	<b>3</b>
<b>Table of Contents</b> .....	<b>5</b>
<b>List of Figures</b> .....	<b>7</b>
<b>List of Tables</b> .....	<b>9</b>
<b>1 Signal Description</b> .....	<b>11</b>
1.1 Pin Configuration .....	11
1.2 Pin Description .....	12
<b>2 Electrical Specifications</b> .....	<b>15</b>
2.1 Absolute Maximum Ratings .....	15
2.2 Recommended Operating Conditions .....	16
2.3 Electrical Characteristics .....	17
2.4 Switching Step-down Regulator .....	18
<b>3 Functional Description</b> .....	<b>21</b>
3.1 Overview .....	21
3.2 Soft Start .....	22
3.3 Output Voltage Setting .....	22
3.3.1 Serial Programmability of Switching Regulator (SDI) .....	22
3.3.2 Logic Programmability .....	24
3.3.3 Programmability—AnyVoltage® Technology .....	24
3.4 Enable and Shutdown .....	25
3.5 PFM and PWM Mode Selection .....	25
3.6 Under Voltage Lockout (UVLO) .....	25
3.7 Over Voltage Protection (OVP) .....	26
3.8 Thermal Shutdown .....	26
3.9 Power Good (PG) .....	27
<b>4 Functional Characteristics</b> .....	<b>29</b>
4.1 Startup Waveforms .....	29
4.2 Short-Circuit Waveform .....	31
4.3 Switching Waveforms .....	32
4.4 Load Transient Waveforms .....	34
<b>5 Typical Characteristics</b> .....	<b>37</b>
5.1 Efficiency .....	37

---

5.2	Load Regulation .....	39
5.3	Dropout Voltage .....	39
5.4	RDS (ON) Resistance .....	40
5.5	IC Case and Inductor Temperature .....	41
5.6	Input Voltage .....	42
5.7	Temperature .....	44
<b>6</b>	<b>Applications Information .....</b>	<b>47</b>
6.1	Inductor and Output capacitance recommendations .....	47
6.2	PC Board Layout Considerations and Guidelines .....	47
6.2.1	PC Board Layout Examples .....	50
6.3	Bill of Materials .....	52
<b>7</b>	<b>Mechanical Drawings .....</b>	<b>53</b>
7.1	Mechanical Drawings .....	53
7.2	Typical Pad Layout Dimensions .....	54
7.2.1	Recommended Solder Pad Layout .....	54
<b>8</b>	<b>Part Order Numbering/Package Marking .....</b>	<b>55</b>
8.1	Part Order Numbering Scheme .....	55
8.2	Part Ordering Options .....	55
8.3	Package Marking .....	56
<b>A</b>	<b>Revision History .....</b>	<b>57</b>

# List of Figures

<b>Product Overview .....</b>	<b>3</b>
Figure 1: Typical Application Circuit.....	3
<b>1 Signal Description .....</b>	<b>11</b>
Figure 2: DFN-12 Pin Configuration (Top View) .....	11
<b>2 Electrical Specifications .....</b>	<b>15</b>
<b>3 Functional Description.....</b>	<b>21</b>
Figure 3: Block Diagram .....	21
Figure 4: Serial Programmability.....	22
Figure 5: UVLO and OVP Waveforms .....	26
Figure 6: Power Good Operating Waveform.....	27
<b>4 Functional Characteristics.....</b>	<b>29</b>
Figure 7: Startup Using Enable Pin.....	29
Figure 8: Turn Off Using Enable Pin .....	29
Figure 9: Startup Using Shutdown Pin .....	29
Figure 10: Turn Off Using Shutdown Pin .....	29
Figure 11: Soft Start .....	30
Figure 12: Hot Plug .....	30
Figure 13: UVLO and OVP Thresholds .....	30
Figure 14: Step-Down Short Circuit .....	31
Figure 15: DCM Mode.....	32
Figure 16: PWM Mode.....	32
Figure 17: PWM Output Ripple Voltage.....	33
Figure 18: Slow Load Rise Time .....	34
Figure 19: Slow Load Fall Time .....	34
Figure 20: Fast Load Rise Time.....	34
Figure 21: Fast Load Fall Time .....	34
Figure 22: Load Transient Response.....	35
<b>5 Typical Characteristics .....</b>	<b>37</b>
Figure 23: Efficiency vs. Output Current (PFM = High).....	37
Figure 24: Efficiency vs. Output Current in Log Scale (PFM = High).....	37
Figure 25: Efficiency vs. Output Current (PFM = Low) .....	38
Figure 26: Efficiency vs. Output Current in Log Scale (PFM = Low).....	38
Figure 27: Output Voltage vs. Output Current .....	39
Figure 28: Step-down Regulator Dropout .....	39
Figure 29: Resistance vs. Input Voltage .....	40
Figure 30: Resistance vs. Temperature.....	40

Figure 31:	Input Current vs. Output Current .....	41
Figure 32:	IC Case Temperature vs. Output Current .....	41
Figure 33:	Inductor Temperature vs. Output Current .....	41
Figure 34:	Supply Current vs. Input Voltage .....	42
Figure 35:	Shutdown Supply Current vs. Input Voltage .....	42
Figure 36:	Shutdown Enable Threshold vs. Input Voltage .....	42
Figure 37:	Output Voltage vs. Input Voltage .....	43
Figure 38:	Efficiency vs. Input Voltage .....	43
Figure 39:	Load Regulation vs. Input Voltage .....	43
Figure 40:	Average Output Current Limit vs. Input Voltage .....	43
Figure 41:	Frequency vs. Input Voltage .....	43
Figure 42:	Supply Current vs. Temperature .....	44
Figure 43:	UVLO Threshold vs. Temperature .....	44
Figure 44:	OVP Threshold vs. Temperature .....	44
Figure 45:	Shutdown Enable Threshold vs. Temperature .....	44
Figure 46:	Shutdown Supply Current vs. Temperature .....	45
Figure 47:	Output Voltage vs. Temperature .....	45
Figure 48:	Efficiency vs. Temperature .....	45
Figure 49:	Load Regulation vs. Temperature .....	45
Figure 50:	Line Regulation vs. Temperature .....	45
Figure 51:	Average Output Current Limit vs. Temperature .....	46
Figure 52:	Frequency vs. Temperature .....	46
<b>6</b>	<b>Applications Information .....</b>	<b>47</b>
Figure 53:	PCB Board Schematic .....	49
Figure 54:	Top Silk Screen, Top Traces, Vias, and Copper (Not to scale) .....	50
Figure 55:	Bottom Silk Screen, Top Traces, Vias, and Copper (Not to scale) .....	51
<b>7</b>	<b>Mechanical Drawings .....</b>	<b>53</b>
Figure 56:	3mm x 4mm 12-Lead DFN Mechanical Drawing .....	53
Figure 57:	3mm x 4mm DFN-12 Land Pattern (mm) .....	54
<b>8</b>	<b>Part Order Numbering/Package Marking .....</b>	<b>55</b>
Figure 58:	Sample Part Number .....	55
Figure 59:	Package Marking and Pin 1 Location .....	56
<b>A</b>	<b>Revision History .....</b>	<b>57</b>



---

# List of Tables

<b>1</b>	<b>Signal Description .....</b>	<b>11</b>
	Table 1: Pin Types .....	12
	Table 2: Pin Description .....	12
<b>2</b>	<b>Electrical Specifications .....</b>	<b>15</b>
	Table 3: Absolute Maximum Ratings .....	15
	Table 4: Recommended Operating Conditions .....	16
	Table 5: Electrical Characteristics .....	17
	Table 6: Switching Step-down Regulator .....	18
<b>3</b>	<b>Functional Description .....</b>	<b>21</b>
	Table 7: Default Value of Data Field .....	23
	Table 8: Voltage and Percentage Set .....	23
	Table 9: VSET and PSET Logic Programming .....	24
	Table 10: VSET and PSET Programming Table for 5% Resistors .....	25
<b>4</b>	<b>Functional Characteristics .....</b>	<b>29</b>
<b>5</b>	<b>Typical Characteristics .....</b>	<b>37</b>
<b>6</b>	<b>Applications Information .....</b>	<b>47</b>
	Table 11: Capacitance Recommendations .....	47
	Table 12: BOM .....	52
	Table 13: BOM for Microsoft Application .....	52
<b>7</b>	<b>Mechanical Drawings .....</b>	<b>53</b>
<b>8</b>	<b>Part Order Numbering/Package Marking .....</b>	<b>55</b>
	Table 14: Part Order Options .....	55
<b>A</b>	<b>Revision History .....</b>	<b>57</b>
	Table 15: Revision History .....	57




THIS PAGE INTENTIONALLY LEFT BLANK

# 1 Signal Description

## 1.1 Pin Configuration

Figure 2: DFN-12 Pin Configuration (Top View)



## 1.2 Pin Description

Table 1: Pin Types

Pin Type	Description
I	Input
O	Output
S	Supply
NC	Not Connected
GND	Ground

Table 2: Pin Description

Pin #	Pin Name	Pin Type	Pin Function
1	OTF	I	<p>On-the-Fly</p> <p>Logic input for dynamic output voltage change:</p> <ul style="list-style-type: none"> <li>Logic high sets the output voltage that is determined from the VSET and PSET resistors.</li> <li>Logic low sets the output voltage that is determined from the VSET resistor only.</li> <li><b>Do not float this pin.</b></li> </ul>
2	PFM	I	<p>Pulse Frequency Modulation</p> <ul style="list-style-type: none"> <li>Logic input to set the operation mode. Connect PFM to SVIN to select PFM mode under light load conditions and connect PFM to SGND to select forced PWM mode in light load condition. See <a href="#">Section 6, Applications Information</a> for the inductor and output capacitance recommendations when operating in PFM and PWM mode.</li> <li><b>Do not float this pin.</b></li> </ul>
3	EN	I	<p>Enable</p> <ul style="list-style-type: none"> <li>Logic high enables the switching step-down regulator.</li> <li>In shutdown, the switch node for the step-down regulator is high impedance. Logic low disables the step-down switching regulator. The low signal has to be at least 20µs to disable the switching regulator. (See <a href="#">Table 5, Electrical Characteristics, on page 17</a> for detailed logic high and logic low specifications)</li> <li>SHDN/SDI must be kept low to enable EN function</li> <li><b>Do not float this pin.</b></li> </ul>
4	SGND	GND	<p>Signal Ground</p> <ul style="list-style-type: none"> <li>This pin must be connected to PGND and make a star connection to system ground.</li> </ul>
5	SFB	I	<p>Switching Regulator Output Voltage Sense Feedback</p> <ul style="list-style-type: none"> <li>Senses the output voltage of the switching regulator.</li> <li>Connect to the output capacitor of the switching regulator.</li> </ul>

Table 2: Pin Description (Continued)

Pin #	Pin Name	Pin Type	Pin Function
6	SW	O	<p>Switch Node</p> <ul style="list-style-type: none"> <li>Internally connected to the drains of the high side and low side MOSFETs.</li> <li>Connect to the external inductor.</li> </ul>
7	PVIN	S	<p>Switching Regulator Power Input</p> <ul style="list-style-type: none"> <li>Power input voltage. Internally connected to the source of the high side MOSFET. <b>Connect a ceramic input capacitor between PVIN and PGND and place it as close as possible to PVIN and PGND pins.</b> See <a href="#">Section 6, Applications Information</a> for example.</li> <li>The voltage between SVIN and PVIN should equal to 50mV or less.</li> </ul>
8	PG	O	<p>Switching Regulator Power Good Output</p> <ul style="list-style-type: none"> <li>It is an open-drain output.</li> <li>Connect a 100k<math>\Omega</math> pull-up resistor from this pin to V<sub>OUT</sub> or a logic rail that is equal to or less than SVIN.</li> <li>The PG is held low when the output voltage is outside its regulation band and goes high after the output voltage is within regulation.</li> <li><b>In shutdown, the PG will be actively on.</b></li> </ul>
9	SVIN	S	<p>Signal Input Voltage</p> <ul style="list-style-type: none"> <li>Input voltage to the internal circuitry. See <a href="#">Table 5, Electrical Characteristics, on page 17</a> for input voltage range.</li> <li><b>Connect a decoupling capacitor between SVIN and SGND and position it as close as possible to the IC.</b> See <a href="#">Section 6, Applications Information</a> for example.</li> <li>The voltage between SVIN and PVIN should equal to 50mV or less.</li> </ul>
10	SHDN/SDI	I	<p>Shutdown / Serial Data Input</p> <ul style="list-style-type: none"> <li>Logic high disables the switching step-down regulator. In shutdown, the switch node for the step-down regulator is high impedance. Logic high enables the step-down switching regulator.</li> <li>EN must be kept high to enable the shutdown function.</li> <li>Input data into this pin is used to program the output voltage (see <a href="#">Section 3.3.1, Serial Programmability of Switching Regulator (SDI), on page 22</a>).</li> <li>To program the output voltage using serial interface, the part must be in PWM mode (see <a href="#">Section 3.5</a>).</li> <li><b>Do not share this pin with other serial interface pins.</b></li> <li><b>Do not float this pin.</b></li> </ul>
11	VSET	I	<p>Switching Regulator Voltage Set</p> <p>To set the nominal output voltage values:</p> <ul style="list-style-type: none"> <li>Connect VSET to SVIN or GND in conjunction with PSET connected to SVIN or GND to set four nominal output voltages.</li> <li>Connect a resistor from VSET to GND to set eight nominal output voltages. See <a href="#">Table 9, VSET and PSET Logic Programming, on page 24</a> for resistor values and Output Voltage Settings.</li> <li>The total capacitance across this pin and SGND must be 25pF or less. Use resistor values with a 5% tolerance or better. OTF pin must be kept low to maintain nominal output voltages.</li> <li><b>Do not float this pin.</b></li> </ul>

**Table 2: Pin Description (Continued)**

Pin #	Pin Name	Pin Type	Pin Function
12	PSET	I	Switching Regulator Percent Set To set the margining percentage set to output voltage: <ul style="list-style-type: none"> <li>• Set the nominal output voltage in conjunction with VSET as described above.</li> <li>• Connect an external resistor to ground to set the percentage change of the output voltage. See <a href="#">Table 9, VSET and PSET Logic Programming, on page 24</a> for resistor values and Output Voltage Settings.</li> <li>• The total capacitance across this pin and SGND must be 25pF or less. Use resistor values with a 5% tolerance or better.</li> <li>• <b>Do not float this pin.</b></li> </ul>
13	PGND	GND	Power Ground <ul style="list-style-type: none"> <li>• It must be connected to the negative terminals of the input and output capacitors.</li> </ul>

# 2 Electrical Specifications

## 2.1 Absolute Maximum Ratings

**Table 3: Absolute Maximum Ratings<sup>1</sup>**

**Note:** Stresses above those listed in Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Parameter	Range	Units
$V_{PVIN}$ to PGND	-0.3 to 6.0	V
$V_{PVIN}$ to $V_{SVIN}$	-0.3 to 0.3	V
PGND to SGND	-0.3 to 0.3	V
$V_{SW}$ to PGND <sup>2</sup>	-0.3 to ( $V_{PVIN} + 0.3$ )	V
$V_{SFB}$ to SGND	-0.3 to ( $V_{SVIN} + 0.3$ )	V
$V_{VSET}$ , $V_{PSET}$ to SGND	-0.3 to ( $V_{SVIN} + 0.3$ )	V
$V_{PFM}$ , $V_{OTF}$ , $V_{EN}$ , $V_{SHDN/SDI}$ , $V_{PG}$ to SGND	-0.3 to ( $V_{SVIN} + 0.3$ )	V
Operating Ambient Temperature Range <sup>3</sup>	-40 to 85	°C
Maximum Junction Temperature	150	°C
Storage Temperature Range	-65 to +150	°C

1. Exceeding the absolute maximum rating may damage the device.
2. Capable of -1.0V for less than 50ns and 7V for less than 200ns.
3. Specifications over the -40°C to 85°C operating temperature ranges are assured by design, characterization, and correlation with statistical process controls.

## 2.2 Recommended Operating Conditions

Table 4: Recommended Operating Conditions<sup>1</sup>

Symbol	Parameter	Min	Typ	Max	Units
$V_{SVIN}$	Signal Input Voltage	2.7		5.5	V
$V_{PVIN}$	Power Input Voltage	2.7		5.5	V
$\theta_{JA}$	Package Thermal Resistance <sup>2</sup>		66.2		°C/W
$\theta_{JC}$			43.8		°C/W
$T_{JMAX}$	Maximum Operational Junction Temperature			125	°C

1. This device is not guaranteed to function outside the specified operating range.
2. Simulated on a 3"x4.5" 4-Layer JEDEC PCB with 2 thermal vias.



## 2.3 Electrical Characteristics

**Table 5: Electrical Characteristics**

The following applies unless otherwise noted (refer to schematic shown in Figure 1):  $V_{SVIN} = V_{PVIN} = V_{EN} = 3.3V$ ,  $V_{PSET} = V_{SHDN/SDI} = SGND = PGND$ ,  $V_{BUCK} = 1.5V$ ,  $T_A = 25^\circ C$ . **Bold Values indicate  $0^\circ C \leq T_A \leq 85^\circ C$ .** Specifications over temperature are assured by design, characterization, and correlation with statistical process controls.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$V_{SVIN}$	Signal Input Voltage	$V_{SVIN} = V_{PVIN}$	<b>2.7</b>		<b>5.5</b>	V
$V_{PVIN}$	Power Input Voltage	$V_{SVIN} = V_{PVIN}$	<b>2.7</b>		<b>5.5</b>	V
$I_{Q\_PFM}$	Total Quiescent Current (PFM Mode)	No load $V_{PFM} = V_{SVIN} = V_{PVIN}$		32	<b>50</b>	$\mu A$
$I_{Q\_PWM}$	Total Quiescent Current (PWM Mode)	No load $V_{PFM} = V_{SGND}$		6	<b>9</b>	mA
$I_{SHDN}$	Shutdown Supply Current	$V_{SHDN/SDI} = V_{SVIN} = V_{PVIN}$ , $V_{EN} = 0V$			<b>10</b>	$\mu A$
$V_{UVLO}$	Under Voltage Lockout	High Threshold, $V_{SVIN}$ increasing		2.600	<b>2.700</b>	V
		Low Threshold, $V_{SVIN}$ decreasing	<b>2.400</b>	2.500		V
$V_{OVP}$	Over Voltage Protection	High Threshold, $V_{SVIN}$ increasing		5.780	<b>5.975</b>	V
		Low Threshold, $V_{SVIN}$ decreasing	<b>5.500</b>	5.670		
$T_{OTS}$	Over-Temperature Thermal Shutdown	High Threshold, $T_J$ increasing (Disable regulator)		150		$^\circ C$
		Low Threshold, $T_J$ decreasing (Enable regulator)		110		$^\circ C$
$V_{IH}$	EN, SHDN/SDI, OTF, and PFM Input Voltage Threshold	Logic High			<b>2</b>	V
$V_{IL}$	EN, SHDN/SDI, OTF, and PFM Input Voltage Threshold	Logic Low	<b>0.4</b>			V
$I_{EN}$	Enable Input Current	$V_{EN} = V_{SVIN} = V_{PVIN}$			<b>10</b>	$\mu A$
		$V_{EN} = 0V$	<b>-10</b>			$\mu A$
$I_{OTF}$	OTF Input Current	$V_{OTF} = V_{SVIN} = V_{PVIN}$			<b>10</b>	$\mu A$
		$V_{OTF} = 0V$	<b>-10</b>			$\mu A$
$I_{PFM}$	PFM Input Current	$V_{PFM} = V_{SVIN} = V_{PVIN}$			<b>10</b>	$\mu A$
		$V_{PFM} = 0V$	<b>-10</b>			$\mu A$

## 2.4 Switching Step-down Regulator

**Table 6: Switching Step-down Regulator**

The following applies unless otherwise noted (refer to schematic shown in Figure 1):  $V_{SVIN} = V_{PVIN} = V_{EN} = 3.3V$ ,  $V_{PSET} = V_{SHDN/SDI} = SGND = PGND$ ,  $V_{BUCK} = 1.5V$ ,  $T_A = 25^\circ C$ . **Bold Values indicate  $0^\circ C \leq T_A \leq 85^\circ C$ .** Specifications over temperature are assured by design, characterization, and correlation with statistical process controls.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$V_{OUT}$	Output Voltage (PWM Mode)	$V_{OTF} = V_{SVIN}$ , $R_{VSET} = 18k$ , $R_{PSET} = 100k$ , PWM mode, $I_{LOAD} = 0 - 1.2A$		1.025		V
		Over Temperature <sup>1</sup>	<b>-2</b>		<b>+2.5</b>	%
		Over Temperature <sup>2</sup>	<b>-4</b>		<b>+4</b>	%
		$V_{OTF} = SGND$ , $R_{VSET} = 100k$ , PWM mode, $I_{LOAD} = 0 - 1.2A$		1.8		V
		$V_{OTF} = SGND$ , $V_{VSET} = V_{SVIN}$ , $V_{PSET} = SGND$ , PWM mode, $I_{LOAD} = 0 - 1.2A$				V
		Over Temperature	<b>-4</b>		<b>+4</b>	%
$V_{OUT}$	Output Voltage (PFM Mode)	$V_{OTF} = V_{SVIN}$ , $R_{VSET} = 18k$ , $R_{PSET} = 100k$ , PFM mode, $I_{LOAD} = 10mA$		1.025		V
		Over Temperature	<b>-7</b>		<b>+7</b>	%
		$V_{OTF} = SGND$ , $R_{VSET} = 100k$ , PFM mode, $I_{LOAD} = 10mA$		1.8		V
		$V_{OTF} = SGND$ , $V_{VSET} = V_{SVIN}$ , $V_{PSET} = SGND$ , PFM mode, $I_{LOAD} = 10mA$				V
		Over Temperature	<b>-7</b>		<b>+7</b>	%
$P_{SET}$	Percentage Set	$V_{OTF} = V_{SVIN}$   $R_{PSET} = 0$		-20		%
		$V_{OTF} = V_{SVIN}$   $R_{PSET} = 11k$		-10		%
		$V_{OTF} = V_{SVIN}$   $R_{PSET} = 18k$		-7.5		%
		$V_{OTF} = V_{SVIN}$   $R_{PSET} = 30k$		-5.0		%
		$V_{OTF} = V_{SVIN}$   $R_{PSET} = 51k$		-2.5		%
		$V_{OTF} = V_{SVIN}$   $R_{PSET} = 100k$		2.5		%
		$V_{OTF} = V_{SVIN}$   $R_{PSET} = 160k$		5.0		%
		$V_{OTF} = V_{SVIN}$   $R_{PSET} = 270k$		7.5		%
		$V_{OTF} = V_{SVIN}$   $R_{PSET} = 470k$		10		%

**Table 6: Switching Step-down Regulator (Continued)**

The following applies unless otherwise noted (refer to schematic shown in Figure 1):  $V_{SVIN} = V_{PVIN} = V_{EN} = 3.3V$ ,  $V_{PSET} = V_{SHDN/SDI} = SGND = PGND$ ,  $V_{BUCK} = 1.5V$ ,  $T_A = 25^\circ C$ . **Bold Values indicate  $0^\circ C \leq T_A \leq 85^\circ C$ .** Specifications over temperature are assured by design, characterization, and correlation with statistical process controls.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$V_{LNREG}$	Output Voltage Line Regulation	$V_{SVIN} = V_{PVIN} = 3.0V$ to $5.0V$ , $I_{LOAD} = 1A$		-0.8		%
$V_{LDREG}$	Output Voltage Load Regulation	$V_{SVIN} = V_{PVIN} = 5.0V$ , $I_{LOAD} = 500mA$ to $2A$		0.9		%
$R_{DSON\_HS}$	High Side Switch On Resistance	$V_{SVIN} = V_{PVIN} = 5V$	<b>84</b>	140	<b>196</b>	$m\Omega$
			<b>102</b>	170	<b>238</b>	$m\Omega$
$R_{DSON\_LS}$	Low Side Switch On Resistance	$V_{SVIN} = V_{PVIN} = 5V$	<b>60</b>	100	<b>140</b>	$m\Omega$
			<b>69</b>	115	<b>161</b>	$m\Omega$
$I_{LIM}$	Peak Switch Current Limit		<b>2.2</b>	3	<b>3.9</b>	A
$I_{LSW\_HS}$	High Side Switch Leakage Current	$V_{SHDN/SDI} = V_{SVIN} = V_{PVIN}$ , $V_{SW} = V_{SVIN} = V_{PVIN}$			<b>10</b>	$\mu A$
$I_{LSW\_LS}$	Low Side Switch Leakage Current	$V_{SHDN/SDI} = V_{SVIN} = V_{PVIN}$ , $V_{SW} = PGND$			<b>10</b>	$\mu A$
$f_{sw}$	Switching Frequency	PWM mode	1.4	2	2.6	MHz
$D_{MAX}$	Maximum Duty Cycle			100		%
$T_{HICCUP}$	Hiccup Mode Time Interval			2		ms
$t_{DEGLITCH}$	Deglitch			25		$\mu s$
$I_{FB}$	FB Leakage Current	$V_{EN} = 0V$ , $V_{PVIN} = V_{FB} =$ $V_{SHDN/SDI} = V_{SVIN} = V_{PVIN}$		1	<b>10</b>	$\mu A$
$I_{FB}$	FB Leakage Current	$V_{EN} = V_{FB} = V_{SVIN} = V_{PVIN}$ , $V_{VSET} = < 1.8V$ , $V_{OTF} =$ $V_{SHDN/SDI} = SGND$		1		$\mu A$
$I_{FB}$	FB Leakage Current	$V_{EN} = V_{FB} = V_{SVIN} = V_{PVIN}$ , $V_{VSET} = > 1.5V$ , $V_{OTF} =$ $V_{SHDN/SDI} = SGND$		6		$\mu A$
$V_{PGTH}$	Power Good (PG) Threshold Voltage			$V_{OUT} \times$ 90%		V
$V_{PGL}$	Maximum PG Output Low Voltage	$I_{SINK} = 2mA$ , $V_{EN} = V_{SVIN}$		0.4		V
$t_{DELAY}$	PG Delay Time			1.2		ms
$I_{PG}$	PG Leakage Current	$V_{EN} = 0V$			<b>1</b>	$\mu A$

1. This rating is for the 88PG839-A1-NAE2C000-T181 / 88PG839-A1-NAE2C000TT181 (Tape and Reel) part number only.



2. The rating is for the 88PG839-A1-NAE2C000 / 88PG839-A1-NAE2C000-T (Tape and Reel) part number only.


THIS PAGE INTENTIONALLY LEFT BLANK

# 3 Functional Description

## 3.1 Overview

The 88PG839 step-down switching regulator uses a proprietary Pulse Width Modulation (PWM) control scheme to regulate the output voltage. If Pulse Frequency Modulation (PFM) pin is set high, the regulator changes automatically from PWM to PFM mode under light load conditions. If PFM pin is set low, the regulator is in forced PWM mode. This control scheme offers a number of advantages, which include fast transient response time, small output ripple, and no external compensation required. When PVIN drops down close or below the target output voltage, the regulator is capable of operating in drop out mode by turning on the upper switch continuously (100% ON mode).

Figure 3: Block Diagram



Note(\*): All input capacitors must be placed close to the IC.

## 3.2 Soft Start

Soft start is used in "Hot-Plug" applications to reduce the inrush current during startup of the switching regulator. The 88PG839 controls the rise time of the output voltage. The output ramp rate is between 0.5V/ms to 3V/ms depending on the output voltage setting and the internal clock frequency. However, the output ramp is independent of output capacitance and load current.

## 3.3 Output Voltage Setting


### 3.3.1 Serial Programmability of Switching Regulator (SDI)

The output voltage of the step-down switching regulator can be programmed by using serial data (shown in Figure 4) into the Serial Data Input (SDI) pin in PWM mode by connecting PFM pin in low state or high state with heavy load. The serial interface is disabled when the PFM pin connects to low state at a light load.

!

**Caution: Do not share the SHDN/SDI pin with other serial interface pins.**

Figure 4: Serial Programmability



The first 4 bits (MSB-bits) of the data field are used to select the output voltage where the second 4 bits (LSB-bits) of the data field are used to trim the output voltage (percent of output voltage). The default value for the data field is as follows:

**Table 7: Default Value of Data Field**

Description	Data Field							
	Voltage Set				Percent Set			
Bits	7	6	5	4	3	2	1	0
Default Value	0	0	0	0	0	0	0	0

On power up, the output voltage is set according to  $V_{PSET}$  and  $V_{VSET}$ . The output voltage can then be field programmed by setting bit 3 and bit 7 to "1". The output voltage and percent set are selected according to [Table 8](#). For PSET voltage options, OTF pin has to connect to logic high.

**Table 8: Voltage and Percentage Set**

Bits	Data Field				$V_{OUT}$ (V)	Data Field				Percent Set
	7	6	5	4		3	2	1	0	
Value	0	0	0	0	Default power up value	0	0	0	0	Default power up value
	1	0	0	0	0.8	1	0	0	0	-10%
	1	0	0	1	1.0	1	0	0	1	-7.5%
	1	0	1	0	1.2	1	0	1	0	-5.0%
	1	0	1	1	1.5	1	0	1	1	-2.5%
	1	1	0	0	1.8	1	1	0	0	+2.5%
	1	1	0	1	2.5	1	1	0	1	+5.0%
	1	1	1	0	3.0	1	1	1	0	+7.5%
	1	1	1	1	3.3	1	1	1	1	+10%

All combinations of the VSET ([Table 10](#)) can be used with all combinations of the PSET ([Table 10](#)) to provide maximum flexibility in output voltage selection ([Table 10](#)).

### 3.3.2 Logic Programmability

The output voltage of the step-down switching regulator can be programmed for the standard output voltages by connecting the VSET and PSET pins to “0” (SGND) and/or “1” (SVIN). This is useful for standard output voltages, and eliminates the use of an external resistor to set the output voltage. The OTF pin provides an additional feature to reduce the output voltage by -20%.

**Table 9: VSET and PSET Logic Programming**

V <sub>VSET</sub>	V <sub>PSET</sub>	V <sub>OUT</sub> (V)	
		OTF = 0 (SGND)	OTF = 1 (SVIN)
SGND	SGND	1.0	0.8
SGND	SVIN	1.5	1.2
SVIN	SGND	1.8	1.44
SVIN	SVIN	2.5	2.0
11kΩ ≤ R <sub>VSET</sub> ≤ 470kΩ	SGND	V <sub>OUT</sub> <sup>1</sup>	V <sub>OUT</sub> (1-20%)
SGND or SVIN	11kΩ ≤ R <sub>PSET</sub> ≤ 470kΩ	High Impedance	

1. See [Table 10](#).

### 3.3.3 Programmability—AnyVoltage<sup>®</sup> Technology

The output voltage is programmable using VSET and PSET resistors between 11kΩ and 470kΩ ([Table 10](#)). The VSET and PSET resistors are read once during startup after the output voltage is powered on. To configure the output to a different voltage, power has to recycle or the device has to turn OFF and back ON using the EN or SHDN/SDI pin.

Using a VSET resistor value greater than 619kΩ or less than 7.68kΩ disables the step-down switching regulator and sets the SW pin to high impedance. When the PSET pin is not used, it must be connected to ground. The VSET and PSET pins are sensitive to excessive leakage currents and stray capacitance. The output voltage can be programmed to the lower output voltage if there is contamination, especially for a R<sub>VSET</sub> and R<sub>PSET</sub> of 470kΩ or higher values. The parasitic resistance on these nodes must be greater than 3MΩ, and the stray capacitance must be less than 25pF.

After the output voltage is on, it can be changed on-the-fly (OTF) from 0% to a percentage between -20% and +10% when the OTF pin connection is high ([Table 10](#)). The percentage value is determined by the PSET resistor.



Table 10: VSET and PSET Programming Table for 5% Resistors

		Percent Set (%)									
		OTF=0 (SGND)	OTF = 1 (SVIN)								
			0Ω	11k	18k	30k	51k	100k	160k	270k	470k
			0%	-20%	-10%	-7.50%	-5.00%	-2.50%	2.50%	5.00%	7.50%
Voltage Set (V)	11k	0.8	0.64	0.72	0.74	0.76	0.78	0.82	0.84	0.86	0.88
	18k	1.0	0.8	0.9	0.925	0.95	0.975	1.025	1.05	1.075	1.1
	30k	1.2	0.96	1.08	1.11	1.14	1.17	1.23	1.26	1.29	1.32
	51k	1.5	1.2	1.35	1.388	1.425	1.463	1.538	1.575	1.613	1.65
	100k	1.8	1.44	1.62	1.665	1.71	1.755	1.845	1.89	1.935	1.98
	160k	2.5	2.0	2.25	2.313	2.375	2.438	2.563	2.625	2.688	2.75
	270k	3.0	2.4	2.7	2.775	2.85	2.925	3.075	3.15	3.225	3.3
	470k	3.3	2.64	2.97	3.053	3.135	3.218	3.383	3.465	3.548	3.63

### 3.4 Enable and Shutdown

To simplify the interface to different control logic, both Enable (EN) and Shutdown (SHDN/SDI) pins are available for controlling the 88PG839. If a positive logic is selected, the EN pin is used and the SHDN/SDI pin is pulled below  $V_{IL}$ . Voltage above  $V_{IH}$  at the EN pin enables the regulator, while voltage below  $V_{IL}$  disables the regulator. If a negative logic is desired, the SHDN/SDI pin is used and the EN pin is pulled above  $V_{IH}$ . Voltage above  $V_{IH}$  at the SHDN/SDI pin shuts down the regulator, while voltage below  $V_{IL}$  powers on the regulator.

### 3.5 PFM and PWM Mode Selection

When PFM pin is connected to low state, the regulator is in the forced PWM mode, where the regulator runs at a constant frequency. The quiescent current of the forced PWM mode increases to  $I_{Q\_PWM}$ . When PFM pin is connected to a high state, the regulator runs in PFM mode, where the switching frequency decreases when the load current reduces, thus improving the light load efficiency.


### 3.6 Under Voltage Lockout (UVLO)

This feature ensures that both internal MOSFETs have adequate voltage levels to operate properly. When the input voltage is below UVLO low threshold both MOSFETs are off until the input rises above the UVLO high threshold. The switching node (SW) is in high Z state when the input voltage is less than UVLO high threshold.

### 3.7 Over Voltage Protection (OVP)

An over voltage comparator guards against line transient overshoots, as well as other serious conditions that may damage the IC. When the input voltage is above OVP high threshold the output turns off and the switching node (SW) is high Z. The device will remain at this state until the input voltage comes back below OVP low threshold.

Figure 5: UVLO and OVP Waveforms




### 3.8 Thermal Shutdown

When the junction temperature exceeds OTS high threshold, the thermal shutdown circuitry disables the 88PG839. The device is enabled when the junction temperature is decreased to OTS low threshold.

### 3.9 Power Good (PG)

The PG is an active-high, open-drain output. The output is held low when the output voltage of the step-down regulator is below the threshold. When the output voltage is above the threshold, the power good pin goes high after 1.2ms delay time ( $t_{\text{DELAY}}$ ). The threshold voltage is  $0.9\% \times V_{\text{OUT}}$  (typical). **In shutdown, PG will be actively on.**

Figure 6: Power Good Operating Waveform






THIS PAGE INTENTIONALLY LEFT BLANK

# 4 Functional Characteristics


## 4.1 Startup Waveforms

**Figure 7: Startup Using Enable Pin**




$V_{IN} = 5V$   $I_{LOAD(BUCK)} = 50\Omega$   
 $V_{OUT(BUCK)} = 1.5V$

**Figure 8: Turn Off Using Enable Pin**




$V_{IN} = 5V$   $I_{LOAD(BUCK)} = 50\Omega$   
 $V_{OUT(BUCK)} = 1.5V$

**Figure 9: Startup Using Shutdown Pin**




$V_{IN} = 5V$   $I_{LOAD(BUCK)} = 50\Omega$   
 $V_{OUT(BUCK)} = 1.5V$

**Figure 10: Turn Off Using Shutdown Pin**




$V_{IN} = 5V$   $I_{LOAD(BUCK)} = 50\Omega$   
 $V_{OUT(BUCK)} = 1.5V$

**Figure 11: Soft Start**




$V_{IN} = 5V$   
 $V_{OUT(BUCK)} = 1.5V$   
 $I_{LOAD(BUCK)} = 50\Omega$

**Figure 12: Hot Plug**



$V_{IN} = 5V$   
 $V_{OUT(BUCK)} = 1.5V$   
 $I_{LOAD(BUCK)} = 50\Omega$


**Figure 13: UVLO and OVP Thresholds**



$V_{IN} = 0V \text{ to } 6V$   
 $V_{OUT(BUCK)} = 1.5V$   
 $I_{LOAD(BUCK)} = 50\Omega$   
 $V_{UVLO(HTH)} = 2.61V$   
 $V_{UVLO(LTH)} = 2.52V$   
 $V_{OVP(HTH)} = 5.67V$   
 $V_{OVP(LTH)} = 5.56V$

## 4.2 Short-Circuit Waveform

Figure 14: Step-Down Short Circuit



2ms/DIV


$V_{IN} = 5V$

$V_{OUT(BUCK)} = GND$

## 4.3 Switching Waveforms


**NOTE:** For repeatability of measuring output ripple ( $V_{OUT(P-P)}$ ) for the BUCK regulator, the standard test procedure limits the scope bandwidth to 20MHz and uses a coax cable with very short leads terminated into  $50\Omega$ . The coax leads must be routed away from the switching node as much as possible.

**Figure 15: DCM Mode**



$V_{IN} = 5V$	$I_{LOAD(BUCK)} = 20mA + 50\Omega$
$V_{OUT(BUCK)} = 1.5V$	$I_{IND(PK)} = 518mA$
$V_{OUT(P-P)} = 8.2mV$	Frequency = 288kHz


**Figure 16: PWM Mode**



$C_{IN} = 10\mu F$	$V_{IN(P-P)} = 72.9mV$	$I_{IND(P-P)} = 690.6mA$
$V_{IN} = 5V$	$I_{LOAD(BUCK)} = 2A + 50\Omega$	$I_{IND(PK)} = 2.45A$
$V_{OUT(BUCK)} = 1.5V$	$V_{OUT(P-P)} = 12.0mV$	Frequency = 2.13MHz




Figure 17: PWM Output Ripple  
Voltage



$$\begin{aligned} V_{IN} &= 5V & I_{LOAD(BUCK)} &= 1A + 50\Omega \\ V_{OUT(BUCK)} &= 1.5V & V_{OUT(P-P)} &= 7.6mV \end{aligned}$$

## 4.4 Load Transient Waveforms


**Figure 18: Slow Load Rise Time**



5 $\mu$ s/DIV

$V_{IN} = 5V$   $C_{OUT} = 10\mu F$   
 $V_{OUT(BUCK)} = 1.5V$   $t_{RISE} = 0.2A/\mu s$   
 $I_{LOAD(BUCK)} = 500mA \text{ to } 2A$


**Figure 19: Slow Load Fall Time**



5 $\mu$ s/DIV

$V_{IN} = 5V$   $C_{OUT} = 10\mu F$   
 $V_{OUT(BUCK)} = 1.5V$   $t_{FALL} = 0.2A/\mu s$   
 $I_{LOAD(BUCK)} = 2A \text{ to } 500mA$


**Figure 20: Fast Load Rise Time**



2 $\mu$ s/DIV

$V_{IN} = 5V$   $C_{OUT} = 10\mu F$   
 $V_{OUT(BUCK)} = 1.5V$   $t_{RISE} = 10A/\mu s$   
 $I_{LOAD(BUCK)} = 500mA \text{ to } 2A$

**Figure 21: Fast Load Fall Time**



2 $\mu$ s/DIV

$V_{IN} = 5V$   $C_{OUT} = 10\mu F$   
 $V_{OUT(BUCK)} = 1.5V$   $t_{FALL} = 48A/\mu s$   
 $I_{LOAD(BUCK)} = 2A \text{ to } 500mA$





THIS PAGE INTENTIONALLY LEFT BLANK

# 5 Typical Characteristics

## 5.1 Efficiency

Figure 23: Efficiency vs. Output Current (PFM = High)




Figure 24: Efficiency vs. Output Current in Log Scale (PFM = High)




Figure 25: Efficiency vs. Output Current (PFM = Low)








Figure 26: Efficiency vs. Output Current in Log Scale (PFM = Low)




## 5.2 Load Regulation

Figure 27: Output Voltage vs. Output Current



## 5.3 Dropout Voltage

Figure 28: Step-down Regulator Dropout



## 5.4 RDS (ON) Resistance

Figure 29: Resistance vs. Input Voltage







Figure 30: Resistance vs. Temperature





## 5.5 IC Case and Inductor Temperature

The following data was taken using a 0.88 square inch PCB 1 oz. copper and  $L = 1\mu\text{H}$ . Actual results depend upon the size of the PCB proximity to other heat emitting components.

Figure 31: Input Current vs. Output Current




Figure 32: IC Case Temperature vs. Output Current






Figure 33: Inductor Temperature vs. Output Current




## 5.6 Input Voltage

Figure 34: Supply Current vs. Input Voltage




$I_{LOAD(BUCK)} = \text{No Load}; V_{OUT(BUCK)} = 1.5V$

Figure 35: Shutdown Supply Current vs. Input Voltage




$I_{LOAD(BUCK)} = \text{No Load}; V_{EN} = 0V; V_{SHDN} = V_{IN}$

Figure 36: Shutdown Enable Threshold vs. Input Voltage




$I_{LOAD(BUCK)} = 10mA; V_{OUT(BUCK)} = 1.5V$

Figure 37: Output Voltage vs. Input Voltage




$I_{LOAD(BUCK)} = 500mA$

Figure 38: Efficiency vs. Input Voltage




$I_{LOAD(BUCK)} = 1A; V_{OUT(BUCK)} = 1.5V$

Figure 39: Load Regulation vs. Input Voltage




$I_{LOAD(BUCK)} = 500mA-2A; V_{OUT(BUCK)} = 1.5V$

Figure 40: Average Output Current Limit vs. Input Voltage



$V_{OUT(BUCK)} = 1.5V$


Figure 41: Frequency vs. Input Voltage



$I_{LOAD(BUCK)} = 1A; V_{OUT(BUCK)} = 1.5V$


## 5.7 Temperature

Figure 42: Supply Current vs. Temperature




$V_{IN} = 3.6V$ ;  $I_{LOAD(BUCK)} = \text{No Load}$

Figure 43: UVLO Threshold vs. Temperature




$I_{LOAD(BUCK)} = 10mA$

Figure 44: OVP Threshold vs. Temperature




$I_{LOAD(BUCK)} = 10mA$

Figure 45: Shutdown Enable Threshold vs. Temperature




$V_{IN} = 3.6V$ ;  $I_{LOAD(BUCK)} = 10mA$ ;  $V_{OUT(BUCK)} = 1.5V$ ;  
 $V_{EN} = V_{IN}$

Figure 46: Shutdown Supply Current vs. Temperature




$V_{IN} = 3.6V$ ;  $I_{LOAD(BUCK)} = \text{No Load}$ ;  $V_{EN} = 0V$ ;  $V_{SHDN} = V_{IN}$

Figure 47: Output Voltage vs. Temperature




$V_{IN} = 3.6V$ ;  $I_{LOAD(BUCK)} = 500mA$

Figure 48: Efficiency vs. Temperature




$V_{IN} = 3.6V$ ;  $V_{OUT(BUCK)} = 1.5V$ ;  $I_{LOAD(BUCK)} = 1A$

Figure 49: Load Regulation vs. Temperature




$V_{IN} = 5V$ ;  $I_{LOAD(BUCK)} = 500mA-2A$ ;  
 $V_{OUT(BUCK)} = 1.5V$

Figure 50: Line Regulation vs. Temperature




$V_{IN} = 3V-5V$ ;  $I_{LOAD(BUCK)} = 1A$ ;  
 $V_{OUT(BUCK)} = 1.5V$

**Figure 51: Average Output Current Limit vs. Temperature**



$V_{IN} = 3.6V$ ;  $V_{OUT(BUCK)} = 1.5V$

**Figure 52: Frequency vs. Temperature**



$V_{IN} = 3.6V$ ;  $V_{OUT(BUCK)} = 1.5V$ ;  $I_{LOAD(BUCK)} = 1A$

# 6 Applications Information

## 6.1 Inductor and Output capacitance recommendations

When operating in PFM mode (PFM pin = SVIN), it is recommended to use inductor values operating at the specified output voltage range in [Table 11](#). The recommended output capacitance is 22 $\mu$ F. Additional output capacitance can be used but the LC product do not exceed  $5 \times (1.3\mu\text{H}) \times (28.6\mu\text{F})$ .

**Table 11: Capacitance Recommendations**

V <sub>OUT</sub> Range	L Values
0.64V =< Vout =< 1.32V	L = 1.0 $\mu$ H +/-30%
1.20V =< Vout =< 1.96V	L = 1.8 $\mu$ H +/-30%
2.00V =< Vout =< 3.33V	L = 2.2 $\mu$ H +/-30%

When operating in PWM mode (PFM pin = SGND), it is recommended to use inductor values  $L > 1.0\mu\text{H} -30\%$  for output voltage range and LC product do not exceed  $5 \times (1.3\mu\text{H}) \times (28.6\mu\text{F})$ .

## 6.2 PC Board Layout Considerations and Guidelines



**Caution: To avoid noise and abnormal operating behavior, follow these layout recommendations**

The PC board layout is very critical in any switching converter. An improper layout can contribute to system instability, excessive Electromagnetic Interference (EMI), and high switching loss. Follow these basic guidelines for good PC layout:

1. Do not lay out the inductor first. **The input capacitor placement is the most critical for proper operation.** The AC current circulating through the input capacitor and loop 1 (LP1) are square wave with rise and fall times of 8ns and slew rates as high as 300A/ $\mu$ s (see [Figure 53](#)). At these fast slew rates, stray PCB inductance can generate a voltage spike as high as 3V per inch of PCB trace,  $V_{IND} = L \times di/dt$ . **Therefore, the Ceramic input capacitor must be placed as close as possible to the PVIN and PGND pins with as short and wide trace as possible.** Also, the PVIN and PGND traces must be placed on the top layer. This will isolate the fast AC currents from interfering with the analog ground plane.
2. Keep loop 2 (LP2) as small as possible and connect the (-) terminal of the output capacitor as close to the (-) terminal of the input capacitor. A back-to-back placing of bypass capacitors, as shown in [Figure 53](#), is recommended for best results.
3. This is a 2-layer board with 1 ground plane and 1 routing layer.
4. Copy the routing layer in [Figure 54 on page 50](#) as much as possible and place it on the top layer. The ground plane in [Figure 55 on page 51](#) can be placed on any other layer. Use the recommend BOM in [Section 6.3, Bill of Materials, on page 52](#). Contact the factory if substitutions are made.
5. Review the recommended solder pad layout and notes in [Figure 57 on page 54](#). Make sure that you place a dot on the top silk screen to indicate the location of pin 1, see [Figure 54](#). Ensure


that the dot is outside the package outline. This way you can visually inspect the package orientation after assembly.

6. Do not replace the Ceramic input capacitor with any other type of capacitor. Any type of capacitor can be placed in parallel with the input capacitor as long as the Ceramic input capacitor is placed next to the IC.
7. Use either X7R or X5R type ceramic capacitors.
8. Any type of capacitor can be placed in parallel with the output capacitor.
9. Low-ESR capacitors like the POSCAP from Sanyo can replace the Ceramic output capacitors as long as the capacitor value is the same or greater. Note that the Ceramic capacitors provide the lowest noise and smallest foot print solution.
10. Use planes for the ground, input and outputs power to maintain good voltage filtering and to keep power losses low.
11. If there is not enough space for a power plane for the input supply, then the input supply trace must be at least 3/8 inch wide.
12. If there is not enough space for a power plane for the output supplies, then place the output as close to the load as possible with a trace of at least 3/8 inch wide.



13. The device has two internal grounds, analog (SGND) and power (PGND). The analog ground ties to all the noise sensitive signals (VSET, and SVIN) while the power ground ties to the higher current power paths. Noise on an analog ground can cause problems with the IC's internal control and bias signals. For this reason, separate analog and power ground traces are recommended. The signal ground is connected to the power ground at one point, which is the (-) terminal of the output capacitor.
14. Keep the switching node (SW) away from the SFB pin and all sensitive signal nodes, minimizing capacitive coupling effects. If the SFB trace must cross the SW node, cross it at a right angle.
15. Try not to route analog or digital lines in close proximity to the power supply, especially the SW node. If this can't be avoided, shield these lines with a power plane placed between the SW node and the signal lines.
16. The type of solder paste recommended for QFN packages is "No clean", due to the difficulty of cleaning flux residues from beneath the QFN package.

Figure 53: PCB Board Schematic



## 6.2.1 PC Board Layout Examples

- Actual board size = 580 mil x 540 mil
- Total copper layers = 2 (Top and Bottom)
- All the components are on the top layer

Figure 54: Top Silk Screen, Top Traces, Vias, and Copper (Not to scale)





Figure 55: Bottom Silk Screen, Top Traces, Vias, and Copper (Not to scale)

---



## 6.3 Bill of Materials

Table 12: BOM


Item	Qty	Ref	Manufacturer Part Number	Manufacturer	Description
1	1	U1	88PG839	Marvell	Ultra Low Power, 2MHz, 2A Output Current Field Programmable Hysteretic Step-Down Switching Regulator
2	1	C1	GRM219R60J106KE19D	Murata	CAP CER 10 $\mu$ F 6.3V X5R 10% 0805
3	1	C2	GRM21BR60J226ME39L	Murata	CAP CER 22 $\mu$ F 6.3V X5R 20% 0805
4	1	C3	C1005X5R1A104K	TDK Corporation	CAP CER .10 $\mu$ F 10V X5R 10% 0402
5	1	L1	1071AS-1R0N	TOKO	DE2815C Series, 1.0 $\mu$ H, 2.10A, 40m $\Omega$ , H=1.5mm, L=3.0mm, W=3.2mm
6	1	R1	ERJ-2RKF10R0X	Panasonic ECG	RES 10.0 $\Omega$ 1/16W 1% 0402 SMD
7	1	R2			See <a href="#">Table 10, VSET and PSET Programming Table for 5% Resistors, on page 25</a> , 1/16W 1% 0402 SMD
8	1	R3			See <a href="#">Table 10, VSET and PSET Programming Table for 5% Resistors, on page 25</a> , 1/16W 1% 0402 SMD
9	1	R4	CRCW04021M00FKTD	Vishay/Dale	RES 1.00M $\Omega$ 1/16W 1% 0402 SMD

Table 13: BOM for Microsoft Application

Item	Qty	Ref	Manufacturer Part Number	Manufacturer	Description
1	1	U1	88PG839	Marvell	Ultra Low Power, 2MHz, 2A Output Current Field Programmable Hysteretic Step-Down Switching Regulator
2	1	C1	GRM219R60J106KE19D	Murata	CAP CER 10 $\mu$ F 6.3V X5R 10% 0805
3	3	C2	GRM21BR60J226ME39L	Murata	CAP CER 22 $\mu$ F 6.3V X5R 20% 0805
4	1	C3	C1005X5R1A104K	TDK Corporation	CAP CER .10 $\mu$ F 10V X5R 10% 0402
5	1	L1	VLCF4028T-3R3N1R6-2	TDK Corporation	VLCF Series, 3.3 $\mu$ H, 2.31A, 48m $\Omega$ , H=2.8mm, L=4.0mm, W=4.0mm
6	1	R1	ERJ-2RKF10R0X	Panasonic ECG	RES 10.0 $\Omega$ 1/16W 1% 0402 SMD
7	1	R2			See <a href="#">Table 10 on page 25</a> , 1/16W 1% 0402 SMD
8	1	R3			See <a href="#">Table 10 on page 25</a> , 1/16W 1% 0402 SMD
9	1	R4	CRCW04021M00FKTD	Vishay/Dale	RES 1.00M $\Omega$ 1/16W 1% 0402 SMD

### 7.1 Mechanical Drawings

Figure 56: 3mm x 4mm 12-Lead DFN Mechanical Drawing



Symbol	Dimension in mm			Dimension in inch		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.80	0.90	1.00	0.031	0.035	0.039
A1	0.00	0.02	0.05	0.000	0.001	0.002
A2	0.20 REF			0.008 REF		
b1	0.18	0.23	0.28	0.007	0.009	0.011
b2	0.51	0.56	0.61	0.020	0.022	0.024
D	2.90	3.00	3.10	0.114	0.118	0.122
D1	1.60	1.70	1.80	0.063	0.067	0.071
E	3.90	4.00	4.10	0.153	0.157	0.161
E1	3.40	3.50	3.60	0.134	0.138	0.142
e	0.50 BSC			0.020 BSC		
L	0.30	0.40	0.50	0.012	0.016	0.020
aaa	---	---	0.15	---	---	0.006
bbb	---	---	0.10	---	---	0.004
ccc	---	---	0.10	---	---	0.004

- NOTE:
1. CONTROLLING DIMENSION : MILLIMETER
  2. REFERENCE DOCUMENT: PROPOSED JEDEC MO-220.





**Notes:**

- All dimensions in mm.
- See [Section 8, Part Order Numbering/Package Marking, on page 55](#) for package marking and pin 1 location.

## 7.2 Typical Pad Layout Dimensions

### 7.2.1 Recommended Solder Pad Layout

Figure 57: 3mm x 4mm DFN-12 Land Pattern (mm)



**Note**


- Top view
- The "1" indicates pin 1
- Drawing not to scale
- Oversize solder mask (SM) by 4 mils over pad size (2 mil annular ring)
- 0.168mm solder mask between pads
- Tolerance  $\pm 0.05\text{mm}$

# 8 Part Order Numbering/Package Marking

## 8.1 Part Order Numbering Scheme

Figure 58 shows the part order numbering scheme. Refer to a Marvell Field Application Engineer (FAE) or sales representative for further information when ordering parts.

Figure 58: Sample Part Number



## 8.2 Part Ordering Options

The standard ordering part numbers for the respective solutions are the following:

Table 14: Part Order Options<sup>1</sup>


Package Type	Part Order Number
12-pin DFN, 3mm x 4mm	88PG839-A1-NAE2C000-T181
12-pin DFN, 3mm x 4mm	88PG839-A1-NAE2C000TT181 (Tape and Reel)
12-pin DFN, 3mm x 4mm	88PG839-A1-NAE2C000
12-pin DFN, 3mm x 4mm	88PG839-A1-NAE2C000-T (Tape and Reel)

1. Please review [Table 6, Switching Step-down Regulator, on page 18](#) PWM Mode output voltage over temperature ratings for part order number differences.

## 8.3 Package Marking

Figure 59 shows a sample package marking and pin 1 location.

Figure 59: Package Marking and Pin 1 Location



The above example is not drawn to scale. Location of markings are approximate.



**\*Note:** The power code (either "00" or "01") is determined by the part order number used.

- Power code "00" = Part Order Number 88PG839-A1-NAE2000-T181
- Power code "01" = Part Order Number 88PG839-A1-NAE2000



---

# A Revision History

**Table 15: Revision History**

Document Type	Document Revision
Release	Rev. D
<ul style="list-style-type: none"><li>• Electrical Characteristics: Table 6: Changed PG Leakage Current values.</li><li>• Applications: Bill of Materials edits.</li></ul>	



Marvell Semiconductor, Inc.  
5488 Marvell Lane  
Santa Clara, CA 95054, USA

Tel: 1.408.222.2500

Fax: 1.408.752.9028

[www.marvell.com](http://www.marvell.com)

**Marvell.** Moving Forward Faster