

CERAMIC SMD CRYSTAL CLOCK OSCILLATOR



7.0 x 5.0 x 1.8mm

ABFM SERIES



RoHS
Compliant

FEATURES:

- Based on a proprietary analog multiplier
- Tri-State Output
- Ultra low Phase Noise
- 125MHz, 156.25MHz, 187.5MHz, and 212.5MHz applications
- 2.5V to 3.3V +/- 10% operation
- Ceramic SMD, low profile package

APPLICATIONS:

- Fiber Channel
- 12Gbit SERDES
- 10Gbit SERDES
- PCI Express

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N	ABFM Series
Frequency Range	30 MHz to 280 MHz (Contact ABRACON for frequencies out of the range)
Operating Temperature	0°C to + 70°C (see options)
Storage Temperature	- 55°C to + 125°C
Frequency Stability over Operating Temp. (ref to +25°C)	± 50 ppm max. (see options)
Supply Voltage (Vdd)	3.3V or 2.5V ±10% (see options)
Jitter (12KHz - 20MHz)	RMS phase jitter = 0.5pS max. period jitter = 20pS peak to peak typical
Low Phase Noise	-130 dBc/Hz @ 1kHz Offset from 212.5 MHz -140 dBc/Hz @ 10kHz Offset from 212.5 MHz -145 dBc/Hz @ 100kHz Offset from 212.5 MHz
Aging (PPM/year)	TBD Per Crystal

PECL

Supply Current (I _{DD}) [Fout = 212.50MHz]	85mA max.
Output Clock Duty Cycle @ V _{DD} -1.3V	45% min, 50% typical, 55% max.
Output High Voltage (V _{OH})	V _{DD} -1.025V min
Output Low Voltage (V _{OL})	V _{DD} -1.620V max
Clock Rise time (t _r) @ 20/80%	0.2nS typ, 0.5nS max
Clock Fall time (t _f) @ 80/20%	0.2nS typ, 0.5nS max

LVDS

Supply Current (I _{DD}) [Fout = 212.50MHz]	55mA typical, 60mA max
Output Clock Duty Cycle @ 1.25V	45% min, 50% typical, 55% max
Output Differential Voltage (V _{OD})	247mV min, 355mV typical, 454mV max
VDD Magnitude Change (ΔV _{OD})	-50mV min, 50mV max
Output High Voltage (V _{OH})	1.4V typical, 1.6V max
Output Low Voltage (V _{OL})	1.1V typical, 0.9V min
Offset Voltage [R _L = 100Ω]	V _{OS} = 1.125V min, 1.2V typical, 1.375V max
Offset Magnitude Voltage [R _L = 100Ω]	ΔV _{OS} = 0mV min, 3mV typical, 25mV max
Power-off Leakage (I _{OXD}) [Vout=VDD or GND, VDD=0V]	±1 mA typical, ±10 μA max
Output Short Circuit Current (I _{OSD})	-5.7mA typ, -8mA max
Differential Clock Rise Time (t _r) [R _L =100Ω, CL=10pF]	0.2ns min, 0.5ns typical, 0.7ns max
Differential Clock Fall Time (t _f) [R _L =100Ω, CL=10pF]	0.2ns min, 0.5ns typical, 0.7ns max



CERAMIC SMD CRYSTAL CLOCK OSCILLATOR



7.0 x 5.0 x 1.8mm

ABFM SERIES




RoHS
Compliant

STANDARD SPECIFICATIONS:

CMOS	
Supply Current (I _{DD}) [at 100MHz, load 15pF]	16mA typ, 20mA max
Output Clock Duty Cycle @ 50%V _{DD}	45% min, 50% typical, 55% max
Output High Voltage (V _{OH}) [I _{OH} = -8.5mA]	2.4V min
Output Low Voltage (V _{OL}) [I _{OL} = 8.5mA]	0.4V max
Output Drive Current (I _{OSD}) [V _{OL} = 0.4V, V _{OH} = 2.4V]	8.5mA typ
Output Clock Rise/Fall time [10% ~ 90% VDD w/10pF load]	1.2nS typical, 1.6nS max
Output Clock Duty cycle [Measured @ 50% VDD]	45% min, 50% typical, 55% max

OPTIONS AND PART IDENTIFICATION (Left blank if standard):



*Standard Specification
Contact ABRACON for extended temperatures.

PIN ASSIGNMENTS:

PIN #	NAME	DESCRIPTION
1	Tri-state	Tri-state
2	NC	No Connect
3	GND	Ground
4	Q	PECL, LVDS
5	\overline{Q}	Complimentary PECL, LVDS
6	V _{DD}	VDD Connection

TRI-STATE PIN OUT DESCRIPTION:

OUTPUT TYPE OPTION		PIN 1 LOGIC LEVEL*	OUTPUT STATE
P	PECL	1	Tri-state
		0 (Default)	Enabled
P1	PECL1	0	Tri-state
		1	Enabled
V	LVDS	0	Tri-state
		1 (Default)	Enabled
C	CMOS	0	Tri-state
		1 (Default)	Enabled

*Connect to VDD from logic level "1", connect to ground for logic level "0".


CERAMIC SMD CRYSTAL CLOCK OSCILLATOR

ABFM SERIES




7.0 x 5.0 x 1.8mm

PECL & LVDS DRAWING:



CMOS DRAWING:



TAPE & REEL:

