

Voltage Rails

Power	Voltage	ON S0-S2	ON S3	ON S4	ON S5	Ctl Signal
15VPCU	15V	V	V	V	V	
5VPCU	5V	V	V	V	V	
3VPCU	3V	V	V	V	V	
RVCC3	3V	V	V	V		RVCC_ON
RVCC1.8	1.8V	V	V	V		RVCC_ON
5VSUS	5V	V	V			SUSON
3VSUS	3V	V	V			SUSON
1.8VSUS	1.8V	V	V			SUSON
VCC5	5V	V				MAINON
VCC3	3V	V				MAINON
CPU_VDDA	2.5V	V				MAINON
VCC1.8	1.8V	V				MAINON
VCC1.5	1.5V	V				MAINON
VCC1.2	1.2V	V				MAINON
SMDDR_VTERM	0.9V	V				MAINON
VCC_CORE	By CPU	V				VR_ON
VLDT_RUN	1.2V	V				VLDT_ON

PCB STACK UP


LAYER 1 : TOP
 LAYER 2 : GND
 LAYER 3 : IN1
 LAYER 4 : IN2
 LAYER 5 : VCC
 LAYER 6 : BOT

PCI DEVICES IRQ ROUTING


ES2 PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
R5C843	AD23	REQ0# / GNT0#	INT E/F/G




- Page 01: Block diagram
- Page 02: System information
- Page 03: Clock generator ICS951462
- Page 04: AMD S1 HT
- Page 05: AMD S1 DDR2
- Page 06: AMD S1 control&debug
- Page 07: AMD S1 power
- Page 08: DDR2 SODIMM X 2
- Page 09: DDR2 Termination
- Page 10: RS485M HT interface
- Page 11: RS485M PCIE interface
- Page 12: RS485M Sytem I/F & Clock Gen.
- Page 13: RS485M Power
- Page 14: SB460 PCIE/PCI/RTC/LPC/CPU/XTAL Interface
- Page 15: SB460 USB/ACPI/AZALIA/AC 97 Interface
- Page 16: SB460 SATA/PATA/HW Monitor/Power Interface
- Page 17: SB460 Straps
- Page 18: LCD PANEL
- Page 19: CRT
- Page 20: R5C843 PCI/1394 Interface
- Page 21: R5C843 PCMCIA/4 IN 1 Interface
- Page 22: PCI LAN RTL8101E/RJ45
- Page 23: FAN / MINI PCIE / 1-seg TV
- Page 24: LEDs / TP CONNECTOR
- Page 25: SATA HDD/PATA ODD Connector
- Page 26: CODEC ALC262 Mic/HP
- Page 27: Audio Amplifier MAX9789A
- Page 28: USB Connector/KeyBoard Connector
- Page 29: KBC PC87541/BIOS ROM
- Page 30: CPU CORE MAX8774
- Page 31: 3V/5V MAX8734
- Page 32: 1.2V SC470/1.5V/1.2V
- Page 33: 1.8V/0.9V TPS51116
- Page 34: Battery Charger MAX8724
- Page 35: Battery Connector

Power On Sequence






BONFISH POWER UP SEQUENCE






Parallel Resonance Crystal






CLKREQA# CONTROL SRC5,6,7
 CLKREQB# CONTROL SRC2,3,4 ATIG3
 CLKREQC# CONTROL SRC0,1 ATIG0,1,2






EXT CLK FREQUENCY SELECT TABLE(MHZ)

FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation









Athlon 64 S1 Processor Socket




Turion64 X2 TL-50 Rev.F2 (TMDTL50HAX4CT) AJDTL50VG26
 Sempron-64 Single core Rev.F2 (SMS3200HAX4CM) AJ03200VG11



Quanta Computer Inc.
PROJECT : ES2


Size	Document Number	Rev D
	DDRII SODIMMx2	
Date:	Friday, October 26, 2007	Sheet 8 of 37


1.This part should not contain any substances which are specified in SS-00259-1
 2.Purchase ink, paint, wire rods and molding resins only from the business partners that Sony approves as Green Partners.









(5,8) M_A_A[0..15] >>


(5,8) M_B_A[0..15] >>

















1.2V R1= 0 R2=10K
Vo=1.2*(1+R1/R2)




POWER

REQUIRED STRAPS



	AC_SDOUT	PCICLK4	PCICLK6	PCLK_R5C843	PCLK_DBC
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48	CPU IF=K8 DEFAULT	PCI_CLK0	PCI_CLK1
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	USE EXT. 48MHZ DEFAULT	CPU IF=P4	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	DEFAULT

DEBUG STRAPS





	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOTFAILTIMER DISABLED DEFAULT
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED


Quanta Computer Inc.
PROJECT : MS2

Size	Document Number	Rev
	SB600 STRAPS	B+
Date:	Friday, October 26, 2007	Sheet 18 of 37


LCD CONNECTOR




BACKLIGHT CONTROL




PANEL VCC CONTROL



LID








CRT



PCMCIA Conn.

- U15B**
- CADR0 E16 CADR0
 - CADR1 F18 CADR1
 - CADR2 F15 CADR2
 - CADR3 G18 CADR3
 - CADR4 G15 CADR4
 - CADR5 H18 CADR5
 - CADR6 H15 CADR6
 - CADR7 J16 CADR7
 - CADR8 P15 CADR8
 - CADR9 R19 CADR9
 - CADR10 J19 CADR10
 - CADR11 R18 CADR11
 - CADR12 K18 CADR12
 - CADR13 N15 CADR13
 - CADR14 N18 CADR14
 - CADR15 K15 CADR15
 - CADR16 P16 CADR16
 - CADR17 P16 CADR17
 - CADR18 N16 CADR18
 - CADR19 N19 CADR19
 - CADR20 M16 CADR20
 - CADR21 L18 CADR21
 - CADR22 L16 CADR22
 - CADR23 K16 CADR23
 - CADR24 J16 CADR24
 - CADR25 J18 CADR25
- CDATA**
- CDATA0 E19 CDATA0
 - CDATA1 D19 CDATA1
 - CDATA2 C19 CDATA2
 - CDATA3 R14 CDATA3
 - CDATA4 T15 CDATA4
 - CDATA5 W15 CDATA5
 - CDATA6 W16 CDATA6
 - CDATA7 W17 CDATA7
 - CDATA8 D18 CDATA8
 - CDATA9 C18 CDATA9
 - CDATA10 B19 CDATA10
 - CDATA11 V15 CDATA11
 - CDATA12 V16 CDATA12
 - CDATA13 V17 CDATA13
 - CDATA14 W18 CDATA14
 - CDATA15 U18 CDATA15
- OE#**
- OE# T19 OE#
 - WE# M15 WE#
 - CE2# T18 CE2#
 - CE1# V19 CE1#
 - REG# F16 REG#
 - RESET H19 RESET
 - WAIT# G16 WAIT#
 - IOIS16# M18 WP/IOIS163
 - IREQ# M18 RDY/IREQ#
 - SPKR# F19 SPKR#
 - CHSTS# E18 BVD2
 - VS2 H16 BVD1
 - VS1 R16 VS1
 - CD2# D15 CD2#
 - CD1# T14 CD1#
 - INPACK# G19 INPACK#
- IOR#**
- IOR# P18 IOR#
 - IOWR# P19 IOWR#
- USB**
- USB DP V14
 - USB DM W14
- AVPPEN**
- AVPPEN0 V13 A_VPPEN0
 - AVPPEN1 W13 A_VPPEN1
 - AVCC3EN# T13 A_VCC3EN#
 - AVCC5EN# R13 A_VCC5EN#





Quanta Computer Inc.

PROJECT : ES2



Size Document Number
R5C843 PCMCIA/4 IN 1

Date: Friday, October 26, 2007 Sheet 22 of 37

RTL8101E



These parts only for RTL8101E application




RTL8101E P/N:AL08101E005

RTL8101E is 10/100 Base, RTL8111B is Giga Base
RTL8101E and RTL8111B are pin to pin compatible


Quanta Computer Inc.
PROJECT : ES2

Size	Document Number	Rev D
	LAN RTL8101E	
Date:	Friday, October 26, 2007	Sheet 23 of 37


POWER SUPPLY




Mini PCI-E Card WLAN



FAN CONN




One segment TV (Pixela)




CD-ROM CONNECTOR




SMT TYPE CNN




IN for Master
NC for slave






SATA HDD





Codec Analog Power





PC-BEEP




EXT MIC (Pink)







(15) Layout Note: Bead closed to VCC5 power source CAP placed close to pin 8.




Layout Note: Place close to pin 18.



Layout Note: Place close pin 30



Layout Note: Place close chip.





$$V_{LDO_OUT} = V_{set} (1 + R1/R2) = 3.6V$$

$$V_{set} = 1.21V$$

When SET connected to GND, $V_{LDO_OUT} = 4.75V$


$V_{LDO_OUT} = \text{fix } 4.75V$
 $I_{out(max)} = 120mA$, Drop $V = 150mV$
 $V_{LDO_OUT(actual)} = 4.75V - 2\% = 4.655V$
 $V_{LDO_OUT(worst_case)} = 4.655 - 150mV = 4.505V$



Head phone AMP always ON




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

Headphone gain is 3.5dB








1/11 stuff LP11,LP10,LP9,LP0 for EMI




KeyBoard Connector

Bot contact???



4/11 for 1-seg TV

NPTH hole




2/12 for ME copper contact

1/11 for USB wire GND


Quanta Computer Inc.
PROJECT : ES2

Size	Document Number	Rev
	KEYBOARD/USB/SCREW	A
Date:	Friday, October 26, 2007	Sheet 29 of 37



PR31 and PR29 must close CPU


DC/DC 3.3V&5V POWER & Discharge





Quanta Computer Inc.
PROJECT : ES2

Size	Document Number	Rev
	POWER 3V/5V MAX8734	A
Date:	Friday, October 26, 2007	Sheet 32 of 37


VCC1.2





VCC1.5




VLDT_RUN



1.8VSUS & VTERM(DDR2) & VCC1.8



Battery Connector



MTEMPV voltage :		
	System Off	System On
Battery	0V	1.6V
Adapter	3.3V	3.3V
Battery+Adapter	1.6V	1.6V

MBATV voltage :

$$16.8V * 40.2 / (200 + 40.2) = 2.812V$$

$$12.0V * 40.2 / (200 + 40.2) = 2.008V$$

$$8.0V * 40.2 / (200 + 40.2) = 1.34V$$

5 4 3 2 1
EC1012_1 PAGE 6 add message circuit
EC1012_2 PAGE23 add lan_RST

D

D

C

C

B

B

A

A

Title <Title>			
Size A	Document Number <Doc>	Rev <RevCode>	
Date:	Friday, October 26, 2007	Sheet 37 of 37	1

5

4

3

2

1