## PCF8574/PCF8574A

2.5 V to 6 V

max. 10 μA

### GENERAL DESCRIPTION

The PCF8574 is a single-chip silicon gate CMOS circuit. It provides remote I/O expansion for the MAB8400 and PCF84CXX microcontroller families via the two-line serial bidirectional bus (I<sup>2</sup>C). It can also interface microcomputers without a serial interface to the I<sup>2</sup>C-bus (as a slave function only). The device consists of an 8-bit quasi-bidirectional port and an I<sup>2</sup>C interface.

The PCF8574 has low current consumption and includes latched outputs with high current drive capability for directly driving LEDs. It also possesses an interrupt line (INT) which is connected to the interrupt logic of the microcomputer on the I<sup>2</sup> C-bus. By sending an interrupt signal on this line, the remote I/O can inform the microcomputer if there is incoming data on its ports without having to communicate via the I<sup>2</sup> C-bus. This means that the PCF8574 can remain a simple slave device.

The PCF8574 and the PCF8574A versions differ only in their slave address as shown in Fig.9.

#### Features

- Operating supply voltage
- Low stand-by current consumption
- Bidirectional expander
- Open drain interrupt output
- 8-bit remote I/O port for the I<sup>2</sup> C-bus
- Peripheral for the MAB8400 and PCF84CXX microcontroller families
- Latched outputs with high current drive capability for directly driving LEDs
- Address by 3 hardware address pins for use of up to 8 devices (up to 16 with PCF8574A)




Fig.1 Block diagram.

### **PACKAGE OUTLINES**

PCF8574P, PCF8574AP: 16-lead DIL; plastic (SOT38).

PCF8574T, PCF8574AT: 16-lead mini-pack; plastic (SO16L; SOT162A).

May 1989

3-5

# **--** 7110826 0076291 570 **--**

# PCF8574/PCF8574A

## **PINNING**




Fig.2 Pinning diagram.

1 to 3	A0 to A2	address inputs
4 to 7	P0 to P3	O bis access histographic and 1/O mans
9 to 12	P4 to P7	8-bit quasi-bidirectional I/O port
8	$v_{SS}$	negative supply
13	INT	interrupt output
14	SCL	serial clock line
15	SDA	serial data line
16	$V_{DD}$	positive supply




Fig.3 Simplified schematic diagram of each port.

May 1989

3-6

**=** 7110826 0076292 407 **=** 

## PCF8574/PCF8574A

## CHARACTERISTICS OF THE 12C-BUS

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

## Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.




Fig.4 Bit transfer.

## Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).




Fig.5 Definition of start and stop conditions.

# CHARACTERISTICS OF THE I2C-BUS (continued)

## System configuration

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".




Fig.6 System configuration.

## Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Fig.7 Acknowledgement on the 12 C-bus.

May 1989

# PCF8574/PCF8574A

## **Timing specifications**

All the timing values are valid within the operating supply voltage and ambient temperature range and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .

parameter	symbol	min.	typ.	max.	unit
SCL clock frequency	fSCL	_	_	100	kHz
Tolerable spike width on bus	tsw	_	_	100	ns
Bus free time	<sup>t</sup> BUF	4.7	_	_	μs
Start condition set-up time	tSU: STA	4.7	_	_	μs
Start condition hold time	tHD; STA	4.0	_	_	μs
SCL LOW time	tLOW	4.7	_	_	μs
SCL HIGH time	tHIGH	4.0	-	_	μs
SCL and SDA rise time	t <sub>r</sub>	-	_	1.0	μs
SCL and SDA fall time	tf	_	-	0.3	μs
Data set-up time	tSU; DAT	250	_	_	ns
Data hold time	tHD; DAT	0	_	_	ns
SCL LOW to data out valid	tVD: DAT	_	_	3.4	μs
Stop condition set-up time	tsu; sto	4.0	_	_	μs






Fig.8 I<sup>2</sup>C-bus timing diagram.



**7110826 0076296 052** 

# PCF8574/PCF8574A

stop condition. When this occurs, data present at the last acknowledge phase is valid (output mode). Input data is lost.



May 1989

## PCF8574/PCF8574A

## Interrupt (see Figs 12 and 13)

The PCF8574/PCF8574A provides an open drain output (INT) which can be fed to a corresponding input of the microcomputer. This gives these chips a type of master function which can initiate an action elsewhere in the system.




Fig. 12 Application of multiple PCF8574s with interrupt.

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{iv}$  the signal  $\overline{INT}$  is valid.

Resetting and reactivating the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from or written to the port which has generated the interrupt. Resetting occurs as follows:

- In the READ mode at the acknowledge bit after the rising edge of the SCL signal.
- In the WRITE mode at the acknowledge bit after the HIGH-to-LOW transition of the SCL signal.

Each change of the ports after the resettings will be detected and after the next rising clock edge, will be transmitted as INT.

Reading from or writing to another device does not affect the interrupt circuit.




Fig. 13 Interrupt generated by a change of input to port P5.

May 1989

3-12

| 7110826 0076298 925 🖿

## PCF8574/PCF8574A

### FUNCTIONAL DESCRIPTION (continued)

## Quasi-bidirectional I/O ports (see Fig.14)

A quasi-bidirectional port can be used as an input or output without the use of a control signal for data direction. At power-on the ports are HIGH. In this mode only a current source to  $V_{DD}$  is active. An additional strong pull-up to  $V_{DD}$  allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The ports should be HIGH before being used as inputs.




Fig.14 Transient pull-up current I<sub>OHt</sub> while P3 changes from LOW-to-HIGH and back to LOW.

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range	V <sub>DD</sub>	-0.5	+ 7.0	V
Input voltage range	V <sub>1</sub>	V <sub>SS</sub> -0.5	V <sub>DD</sub> + 0.5	V
DC input current	± I <sub>I</sub>	-	20	mA
DC output current	± IO	-	25	mA
V <sub>DD</sub> or V <sub>SS</sub> current	± 1 <sub>DD</sub> ; ± 1 <sub>SS</sub>	_	100	mA
Total power dissipation	P <sub>tot</sub>	_	400	mW
Power dissipation per output	PO	_	100	mW
Operating ambient temperature range	T <sub>amb</sub>	-40	+ 85	°C
Storage temperature range	T <sub>stg</sub>	65	+ 150	оC

## **HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

May 1989

3-13

■ 7110826 0076299 861 **■** 

# PCF8574/PCF8574A

## **CHARACTERISTICS**

 $V_{DD}$  = 2.5 to 6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to + 85 °C unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply						
Supply voltage		$V_{DD}$	2.5		6.0	٧
Supply current	V <sub>DD</sub> = 6 V; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>					
operating	f <sub>SCL</sub> = 100 kHz	IDD	-	40	100	μΑ
standby	_	IDDO	<u>,                                    </u>	2.5	10	μΑ
Power-on reset level	note 1	VPOR	-	1.3	2.4	٧
Input SCL; input/output SDA				<u> </u> 		
Input voltage LOW		VIL	-0.5	_	0.3V <sub>DD</sub>	V
Input voltage HIGH	!	VIH	0.7V <sub>DD</sub>	-	V <sub>DD</sub> + 0.5	V
Output current LOW	V <sub>OL</sub> = 0.4 V	IOL	3	-	-	mA
Leakage current	V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	IILI	_	_	1	μΑ
Input capacitance (SCL, SDA)	VI = VSS	CI	-	-	7	pF
I/O ports	1					
Input voltage LOW		VIL	-0.5	_	0.3V <sub>DD</sub>	٧
Input voltage HIGH	,	VIH	0.7V <sub>DD</sub>	–	V <sub>DD</sub> + 0.5	٧
Maximum allowed input current through protection diode	V <sub>I</sub> ≥ V <sub>DD</sub> or ≤ V <sub>SS</sub>	± lihr	_	_	400	μΑ
Output current LOW	V <sub>OL</sub> = 1 V; V <sub>DD</sub> = 5 V	loL	10	25		mA
Output current HIGH	V <sub>OH</sub> = V <sub>SS</sub>	<sup>I</sup> ОН	30		300	μΑ
Transient pull-up current HIGH during acknowledge (see Fig.14)	V <sub>OH</sub> = V <sub>SS</sub> ; V <sub>DD</sub> = 2.5 V	-loht	_	1	_	mA
Input/Output capacitance		C <sub>I/O</sub>	_	-	10	pF
Port timing (see Figs 10 and 11)	C <sub>L</sub> = ≤ 100 pF					
Output data valid		tpv	-	-	4	μs
Input data set-up		tps	0		_	μs
Input data hold		<sup>t</sup> ph	4	-	-	μs

May 1989

3-14

# PCF8574/PCF8574A

parameter	conditions	symbol	min.	typ.	max.	unit
Interrupt INT						<u> </u>
Output current LOW	V <sub>OL</sub> = 0.4 V	IOL	1.6	_	_	mA
Leakage current	$V_I = V_{DD}$ or					
	V <sub>SS</sub>	11[]	_	-	1	μΑ
INT timing						
(see Figs 11 and 13)	C <sub>L</sub> = ≤ 100 pF			1		
Input data valid		tiv	_	_	4	μs
Reset delay		t <sub>ir</sub>	_	-	4	μs
Select inputs A0, A1, A2						
Input voltage LOW		VIL	-0.5	_ `	0.3V <sub>DD</sub>	V
Input voltage HIGH		VIH	0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.5	V
Input leakage current	pin at V <sub>DD</sub> or					
	V <sub>SS</sub>	L	_	-	250	nA

## Note to the characteristics

 The power-on reset circuit resets the I<sup>2</sup>C-bus logic with V<sub>DD</sub> < V<sub>POR</sub> and sets all ports to logic 1 (with current source to V<sub>DD</sub>).



Purchase of Philips'  $I^2C$  components conveys a license under the Philips'  $I^2C$  patent to use the components in the  $I^2C$ -system provided the system conforms to the  $I^2C$  specifications defined by Philips.

May 1989

3-15

■ 7110826 0076301 24T ■