SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SCLS419A - JUNE 1998 - REVISED SEPTEMBER 1998

- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Contain Six Flip-Flops With Single-Rail Outputs
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description


These monolithic positive-edge-triggered D-type flip-flops have a direct clear (CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the


outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

The SN54AHCT174 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74AHCT174 is characterized for operation from -40° C to 85°C.

SN54AHCT174 . . . J OR W PACKAGE SN74AHCT174 . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW)



SN54AHCT174...FK PACKAGE (TOP VIEW)



FUNCTION TABLE (each flip-flop)

	INPUTS		ОИТРИТ
CLR	CLK	D	Q
L	Х	Х	L
Н	\uparrow	Н	Н
н	\uparrow	L	L
Н	L	Χ	Q ₀



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated


UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated


POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

SCLS419A - JUNE 1998 - REVISED SEPTEMBER 1998

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Note 1)		$0.5 V to V_{CC} + 0.5 V$
Input clamp current, I_{IK} ($V_I < 0$)		–20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})		±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ _{JA} (see Note 2):	: D package	113°C/W
	DB package	131°C/W
	DGV package	180°C/W
	N package	78°C/W
	PW package	149°C/W
Storage temperature range, T _{stg}		–65°C to 150°C


[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions (see Note 3)

		SN54AF	SN54AHCT174		CT174	UNIT
		MIN	MAX	MIN	MAX	UNIT
Vсс	Supply voltage	4.5	5.5	4.5	5.5	V
v_{IH}	High-level input voltage	2		2		٧
V_{IL}	Low-level input voltage		0.8		0.8	٧
VI	Input voltage	0	5.5	0	5.5	٧
VΟ	Output voltage	0	Vcc	0	vcc	٧
ІОН	High-level output current		-8		-8	mA
loL	Low-level output current		8		8	mA
Δt/Δν	Input transition rise or fall time	4	20		20	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T,	չ = 25°C	;	SN54AH	CT174	SN74AH	CT174	UNIT
FARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
.,	I _{OH} = -50 μA	45.7	4.4	4.5		4.4		4.4		V
Voн	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		V
.,	I _{OL} = 50 μA	45.77			0.1		0.1		0.1	
V _{OL}	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	V
lį	V _I = V _{CC} or GND	5.5 V			±0.1	A.	±1		±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4	- 25	40		40	μΑ
ΔICC [†]	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35	8	1.5		1.5	mA
Ci	V _I = V _{CC} or GND	5 V		2	10				10	pF

 $[\]dagger$ This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

				T _A = 25°C		SN54AHCT174		SN74AHCT174		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t _W Pulse duration	CLR low	5		5		5				
	Pulse duration	CLK high or low	5		5	<i>S</i>	5		ns	
	t _{SU} Setup time before CLK↑	Data	5		5		5		ne	
^l su		CLR inactive	3.5		3.5	<i>\$</i>	3.5		ns	
th	Hold time, data after CLK↑		0		o		0		ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T _A = 25°C			MIN	MAX	UNIT
	(""")	(331131)		MIN	TYP	MAX	IVIIIA	WAX	
f.			C _L = 15 pF*	100	135		80		MHz
f _{max}			C _L = 50 pF	80	115		65] IVITZ
^t PHL*	CLR	A m. ()	C: 15 pE		7.6	10.4	1	12	20
^t pd*	CLK	Any Q	C _L = 15 pF		5.8	7.8	1	9	ns
t _{PHL}	CLR	Any O	C: -50 pF		8.1	11.4	1	13	ns
t _{pd}	CLK	Any Q	C _L = 50 pF		6.3	8.8	1	10	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

SCLS419A - JUNE 1998 - REVISED SEPTEMBER 1998

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTBUT)	TO OUTPUT CAPACITANCE	T,	<u>Վ</u> = 25°C	;	MIN	мах	UNIT
		071171011711102	MIN	TYP	MAX	IVIIIA	WAX		
f			C _L = 15 pF	100	135		80		MHz
fmax			C _L = 50 pF	80	115		65		IVITIZ
tPHL	CLR	Any Q	C _I = 15 pF		7.6	10.4	1	13	ne
t _{pd}	CLK		C[= 15 μΓ		5.8	7.8	1	9	ns
t _{PHL}	CLR	Any Q	C: 50 pE		8.1	11.4	1	13	nc.
t _{pd}	CLK		C _L = 50 pF		6.3	8.8	1	10	ns
t _{sk(o)} †			C _L = 50 pF			1		1	ns

[†] Skew between any two outputs of the same package switching in the same direction

noise characteristics $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER		SN74AHCT174			
	PARAMETER	MIN	TYP	MAX	UNIT	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		8.0		٧	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8		٧	
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4			٧	
V _{IH(D)}	High-level dynamic input voltage	2			٧	
$V_{IL(D)}$	Low-level dynamic input voltage			0.8	٧	


NOTE:4. Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25$ °C

	PARAMETER		ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	28	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

