WPCN381UA0DG - NUVOTON - Datasheet.Live

WPCN381U Legacy-Reduced SuperI/O with Fast Infrared Port, Two Serial Ports and GPIOs

April 2009

Revision 1.2

WPCN381U

Legacy-Reduced SuperI/O with Fast Infrared Port, Two Serial

Ports and GPIOs

General Description

The WPCN381U, a member of the Nuvoton LPC SuperI/O

family, is targeted for legacy-reduced ultra-light portable ap-

plications. The WPCN381U is PC2001 and ACPI compliant,

and features a Fast Infrared port (FIR, IrDA 1.1 compliant),

two Serial Ports and General-Purpose Input/Output (GPIO)

support for a total of 11 ports.

The WPCN381U is a “no-frills” solution for the new generation

of notebook systems, providing just the essential functions.

Outstanding Features

■Pin and software compatible with the Nuvoton 87381

■Fast Infrared Port (FIR)

■Two Serial Ports

■LPC bus interface, based on Intel’s LPC Interface

Specification Revision 1.1, August 2002 (supports

CLKRUN and LPCPD signals)

■PC2001 and ACPI Revision 3.0 compliant

■11 GPIO ports, including 6 with IRQ assertion capabil-

ity

■Two testability modes (XOR Tree and TRI-STATE®

device pins).

■5V tolerant and back-drive protected pins (except LPC

bus pins)

■48-pin LQFP package

LPC Bus

South Bridge

TPM

Portable

Platform

I/O

Ports

Serial

Interface

WPCN381U

FIR/Serial

Interface

(WPC876xL)

(WPCT200)

System Block Diagram

www.nuvoton.com 2 Revision 1.2

WPCN381U

Features

■Fast Infrared Port (FIR)

—Software compatible with the 16550A and the 16450

—Shadow register support for write-only bit monitoring

—FIR IrDA 1.1 compliant

—HP-SIR

—ASK-IR option of SHARP-IR

—DASK-IR option of SHARP-IR

—Consumer Remote Control supports RC-5, RC-6,

NEC, RCA and RECS 80

—DMA support: one or two channels

■Two Serial Ports (SP1 and SP2)

—SP2 can be used only when FIR is not needed

—Software compatible with the 16550A and the 16450

—Shadow register support for write-only bit monitoring

—UART data rates up to 1.5 Mbaud

■11 General-Purpose I/O (GPIO) Ports

—Supports IRQ assertion

—Programmable drive type for each output pin (open-

drain, push-pull or output disable)

—Programmable option for internal pull-up resistor on

each input pin

—Output lock option

—Input debounce mechanism

■LPC System Interface

—8-bit I/O cycles

—LPCPD and CLKRUN support

—Implements PCI mobile design guide recommenda-

tion (PCI Mobile Design Guide 1.1, Dec. 18, 1998)

■PC2001 and ACPI 3.0 Compliant

—PnP Configuration Register structure

—Flexible resource allocation for all logical devices

❏Relocatable base address

❏15 IRQ routing options

❏Optional 8-bit DMA channels (where applicable)

selected from four possible DMA channels

■Clock Sources

—14.318 MHz or 48 MHz clock input

—LPC clock, 0 MHz, or 25 MHz to 33 MHz

■Strap Configuration

—Base Address (BADDR) strap to determine the base

address of the Index-Data register pair

—Strap Inputs to select testability mode

■Power Supply

—3.3V supply operation

—All pins are 5V tolerant, except LPC bus pins

—All pins are back-drive protected, except LPC bus pins

■Testability

—XOR Tree

—TRI-STATE device pins

Internal Block Diagram

FIR Port/

Serial Port

Bus

Interface

LPC Interface

I/O

Serial Port

Serial

Interface

GPIO Ports

Ports

14.31818 MHz

Clock

Generator

48 MHz

FIR/Serial

Interface

Revision 1.2 3 www.nuvoton.com

WPCN381U

Revision Record

Revision Date Status Comments

September 2006 Draft 0.92 Draft Datasheet.

December 2006 Draft 0.95 Draft Datasheet.

March 2007 Draft 0.96 Draft Datasheet. List of changes from Draft 0.95:

1. In DC Characteristics of Pins by I/O Buffer Types, changed:

1.1 In sections: Input, TTL Compatible, Input, TTL Compatible with Schmitt Trigger, Out-

put, Push-Pull Buffer and Output, Open-Drain Buffer, changed “TBD” to “

A“.

1.2 Added new section: “Leakage Current”.

1.3 In Exceptions section, removed items 5 and 6.

2. In VDD Power-Up section, tLRST parameter, changed the Min. value, the Reference

Conditions and the related footnote.

May 2007 Draft 0.97 Draft Datasheet. List of changes from Draft 0.96:

On pinout page and back cover: changed the order number from WPCN381U_0DG to

WPCN381UA0DG and removed the comment in the parentheses.

April 2008 1.0 Final Datasheet.

Corrected the name of pin 7 in pin connection diagram (page 8).

November 2008 1.1 Nuvoton version (changed logo and company name).

April 2009 1.2 Changed LPC clock frequency values to 0 MHz, or 25 MHz to 33 MHz (in Features,

in Section 2.3 and Section 7.4.4.

Tabl e 7 is now viewable.

www.nuvoton.com 4 Revision 1.2
WPCN381U
Table of Contents
Revision Record ................................................................................................................................................ 3
0 Signal/Pin Connection and Description
1 CONNECTION DIAGRAM  ........................................................................................................... 8
2 BUFFER TYPES AND SIGNAL/PIN DIRECTORY ...................................................................... 9
3 PIN MULTIPLEXING  ................................................................................................................... 9
4 DETAILED SIGNAL/PIN DESCRIPTIONS  ................................................................................ 10
4.1 LPC Bus Interface  ....................................................................................................... 10
4.2 Clocks .......................................................................................................................... 10
4.3 Infrared (IR)   ................................................................................................................ 10
4.4 Serial Ports (SP1, SP2)  ............................................................................................... 10
4.5 General-Purpose Input/Output (GPIO) Ports ............................................................... 11
4.6 Power and Ground   ..................................................................................................... 11
4.7 Strap Configuration ...................................................................................................... 12
4.8 Test and Miscellaneous ............................................................................................... 12
5 INTERNAL PULL-UP AND PULL-DOWN RESISTORS ............................................................ 13
0 Power, Reset and Clocks
1 POWER ..................................................................................................................................... 14
1.1 Power Planes  ..............................................................................................................14
1.2 Power States  ............................................................................................................... 14
1.3 Power Connection and Layout Guidelines  .................................................................. 14
2 RESET SOURCES AND TYPES ............................................................................................... 15
2.1 VDD Power-Up Reset .................................................................................................. 15
2.2 Hardware Reset ........................................................................................................... 15
3 CLOCK DOMAINS ..................................................................................................................... 15
3.1 LPC Domain  ................................................................................................................15
3.2 48 MHz Domain ........................................................................................................... 15
3.3 WPCN381U Power-Up  ................................................................................................ 16
3.4 Specifications .............................................................................................................. 16
4 TESTABILITY SUPPORT .......................................................................................................... 17
4.1 ICT ............................................................................................................................... 17
4.2 XOR Tree Testing ........................................................................................................ 17
4.3 Test Mode Entry Sequence  ......................................................................................... 17
0 Device Architecture and Configuration
1 OVERVIEW ............................................................................................................................... 18
2 CONFIGURATION STRUCTURE AND ACCESS  ..................................................................... 19
2.1 The Index-Data Register Pair  ...................................................................................... 19
2.2 Banked Logical Device Registers Structure  ................................................................ 19
2.3 Standard Configuration Register Definitions  ............................................................... 20
2.4 Standard Configuration Registers  ............................................................................... 22
2.5 Default Configuration Setup  ........................................................................................ 23

Table of Contents (Continued)
Revision 1.2 5 www.nuvoton.com
WPCN381U
3 MODULE CONTROL ................................................................................................................. 23
3.1 Module Enable/Disable ................................................................................................ 23
3.2 Floating Module Output  ............................................................................................... 23
4 INTERNAL ADDRESS DECODING  .......................................................................................... 24
5 PROTECTION ........................................................................................................................... 25
5.1 Multiplexed Pin Configuration Lock  ............................................................................. 25
5.2 GPIO Ports Configuration Lock  ................................................................................... 25
5.3 Fast Disable Configuration Lock .................................................................................. 25
5.4 Clock Control Lock  ...................................................................................................... 25
5.5 GPIO Ports Lock .......................................................................................................... 25
6 REGISTER TYPE ABBREVIATIONS  ........................................................................................ 25
7 SUPERI/O CONFIGURATION REGISTERS ............................................................................. 26
7.1 SuperI/O ID Register (SID) .......................................................................................... 26
7.2 SuperI/O Configuration 1 Register (SIOCF1)  .............................................................. 27
7.3 SuperI/O Configuration 2 Register (SIOCF2)  .............................................................. 27
7.4 SuperI/O Configuration 6 Register (SIOCF6)  .............................................................. 28
7.5 SuperI/O Revision ID Register (SRID)  ........................................................................ 29
7.6 Clock Generator Control Register (CLOCKCF) ........................................................... 29
7.7 SuperI/O Configuration C Register (SIOCFC) ............................................................. 30
8 FAST INFRARED AND SERIAL PORT 2 CONFIGURATION ................................................... 31
8.1 Logical Device 2 (FIR and SP2) Configuration ............................................................ 31
8.2 Fast Infrared and Serial Port 2 Configuration Register ................................................ 31
9 SERIAL PORT 1 CONFIGURATION ......................................................................................... 32
9.1 Logical Device 3 (SP1) Configuration .......................................................................... 32
9.2 Serial Port 1 Configuration Register  ............................................................................ 32
10 GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORTS CONFIGURATION  .......................... 33
10.1 General Description ..................................................................................................... 33
10.2 Implementation ............................................................................................................ 33
10.3 Logical Device 7 (GPIO) Configuration  ....................................................................... 33
10.4 GPIO Pin Select Register (GPSEL) ............................................................................. 34
10.5 GPIO Pin Configuration Register (GPCFG)  ................................................................ 35
10.6 GPIO Event Routing Register (GPEVR) ...................................................................... 36

Table of Contents (Continued)
www.nuvoton.com 6 Revision 1.2
WPCN381U
0 LPC Bus Interface
1 OVERVIEW ............................................................................................................................... 37
2 LPC TRANSACTIONS ............................................................................................................... 37
3 CLKRUN FUNCTIONALITY  ...................................................................................................... 37
4 LPCPD FUNCTIONALITY  ......................................................................................................... 37
5 INTERRUPT SERIALIZER  ........................................................................................................37
0 General-Purpose Input/Output (GPIO) Port
1 OVERVIEW ............................................................................................................................... 38
2 BASIC FUNCTIONALITY  .......................................................................................................... 39
2.1 Configuration Options .................................................................................................. 39
2.2 Operation ..................................................................................................................... 39
3 EVENT HANDLING AND SYSTEM NOTIFICATION  ................................................................ 40
3.1 Event Configuration  ..................................................................................................... 40
3.2 System Notification ...................................................................................................... 40
4 GPIO PORT REGISTERS  .........................................................................................................42
4.1 GPIO Pin Configuration Registers Structure  ............................................................... 42
4.2 GPIO Port Runtime Register Map  ............................................................................... 42
4.3 GPIO Data Out Register (GPDO) ................................................................................ 42
4.4 GPIO Data In Register (GPDI)  .................................................................................... 43
4.5 GPIO Event Enable Register (GPEVEN)  .................................................................... 43
4.6 GPIO Event Status Register (GPEVST) ...................................................................... 43
0 Legacy Functional Blocks
1 SERIAL PORT 1 (SP1) .............................................................................................................. 44
1.1 General Description ..................................................................................................... 44
1.2 Register Bank Overview  .............................................................................................. 44
1.3 SP1 Register Maps ...................................................................................................... 45
1.4 SP1 Bitmap Summary  ................................................................................................. 47
2 FAST INFRARED AND SERIAL PORT 2 (FIR AND SP2)  ........................................................ 49
2.1 General Description ..................................................................................................... 49
2.2 Register Bank Overview  .............................................................................................. 49
2.3 FIR and SP2 Register Map .......................................................................................... 50
2.4 FIR and SP2 Bitmap Summary  ................................................................................... 53
0 Device Characteristics
1 GENERAL DC ELECTRICAL CHARACTERISTICS  ................................................................. 56
1.1 Recommended Operating Conditions  ......................................................................... 56
1.2 Absolute Maximum Ratings ......................................................................................... 56
1.3 Capacitance  ................................................................................................................ 56
1.4 Power Consumption under Recommended Operating Conditions .............................. 56
1.5 Voltage Thresholds ...................................................................................................... 57

Table of Contents (Continued)
Revision 1.2 7 www.nuvoton.com
WPCN381U
2 DC CHARACTERISTICS OF PINS, BY I/O BUFFER TYPES  .................................................. 57
2.1 Input, PCI 3.3V  ............................................................................................................ 57
2.2 Input, TTL Compatible  ................................................................................................. 57
2.3 Input, TTL Compatible with Schmitt Trigger  ................................................................ 58
2.4 Output, PCI 3.3V  ......................................................................................................... 58
2.5 Output, Push-Pull Buffer .............................................................................................. 58
2.6 Output, Open-Drain Buffer ........................................................................................... 58
2.7 Leakage Current .......................................................................................................... 59
2.8 Exceptions ................................................................................................................... 59
2.9 Terminology ................................................................................................................. 59
3 INTERNAL RESISTORS  ........................................................................................................... 60
3.1 Pull-Up Resistor ........................................................................................................... 60
3.2 Pull-Down Resistor  ...................................................................................................... 60
4 AC ELECTRICAL CHARACTERISTICS .................................................................................... 61
4.1 AC Test Conditions ...................................................................................................... 61
4.2 Clock Input Timing   ..................................................................................................... 61
4.3 VDD Power-Up Reset   ................................................................................................ 62
4.4 LPC Interface Timing ................................................................................................... 63
4.5 Serial Port, Sharp-IR, SIR and Consumer Remote Control Timing   ........................... 65
4.6 MIR and FIR Timing  .................................................................................................... 66
4.7 Modem Control Timing  ................................................................................................ 66
Physical Dimensions......................................................................................................................................... 67

www.nuvoton.com 8 Revision 1.2

WPCN381U

1.0 Signal/Pin Connection and Description

1.1 CONNECTION DIAGRAM

48-Pin Low-Profile Plastic Quad Flatpack (LQFP)

Order Number WPCN381UA0DG

WPCN381UA0DG

48-Pin LQFP

(Top View)

37384044 3941424345464748

SERIRQ

VSS

VDD

LDRQ/XOR_OUT

LFRAME

LAD0

LAD1

LAD2

LAD3

LRESET

CLKRUN/GPIO22

LCLK

CLKIN

DTR1_BOUT1/BADDR

VDD

VSS

212019181716151413

VSS

VDD

GPIO01

GPIO02

GPIO03

GPIO04

VCORF

GPIO20

2322

GPIO21

LPCPD

GPIO23

RI1

GPIO00

IRRX1

/SIN2

IRTX

/SOUT2

NC = Not Connected

(These pins should be left unconnected, except for XOR Tree operation, where the pins must be pulled low.)

CTS1

IRRX2_IRSL0/GPIO17

GPO24

DCD1

DSR1

SIN1

RTS1/TRIS

SOUT1/TEST

1.0 Signal/Pin Connection and Description (Continued)

Revision 1.2 9 www.nuvoton.com

WPCN381U

1.2 BUFFER TYPES AND SIGNAL/PIN DIRECTORY

This section describes all signals. The signals are organized in functional groups.

Buffer Types

The signal DC characteristics are denoted by a buffer type symbol, described briefly in Ta b l e 1 and in further detail in

Chapter 7 on page 56.

1.3 PIN MULTIPLEXING

Ta b l e 2 groups all multiplexed WPCN381U pins in their associated functional blocks, and provides links to the relevant con-

figuration registers and bit values for selecting multiplexed options.

Table 2. Pin Multiplexing Configuration

Table 1. Buffer Types

Symbol Description

INPCI Input, PCI 3.3V

INTInput, TTL compatible

INTS Input, TTL compatible, with Schmitt Trigger

OPCI Output, PCI 3.3V

Op/n Output, push-pull buffer that is capable of sourcing p mA and sinking n mA

ODnOutput, open-drain output buffer that is capable of sinking n mA

PWR Power pin

GND Ground pin

Functional

Block Signal Functional

Block Signal Configuration

Select

Functional

Block Signal Configuration

Select

Serial Port 1 DTR1_BOUT1 Straps BADDR Strap

Serial Port 1 SOUT1 Straps TEST Strap

Serial Port 1 RTS1 Straps TRIS Strap

FIR IRRX1 Serial Port 2 SIN2 SIOCFC[0]

FIR IRTX Serial Port 2 SOUT2

FIR IRRX2_IRSL0 GPIO GPIO17 SIOCF2[1]

LPC LDRQ Testability XOR_OUT Test Mode

GPIO GPIO21 LPC LPCPD SIOCF2[3]

LPC CLKRUN GPIO GPIO22 SIOCF2[5]

1.0 Signal/Pin Connection and Description (Continued)

www.nuvoton.com 10 Revision 1.2

WPCN381U

1.4 DETAILED SIGNAL/PIN DESCRIPTIONS

This section describes all signals of the WPCN381U.

1.4.1 LPC Bus Interface

1.4.2 Clocks

1.4.3 Infrared (IR)

1.4.4 Serial Ports (SP1, SP2)

Signal Pin(s) I/O Buffer Type Description

LAD3-0 40, 38,

36, 32

I/O INPCI/OPCI LPC Address-Data. Multiplexed command, address, bidirectional data

and cycle status.

LCLK 25 I INPCI LPC Clock. Same as PCI clock.

LDRQ 16 O OPCI LPC DMA Request. Encoded DMA request for the LPC interface.

LFRAME 30 I INPCI LPC Frame. Low pulse indicates the beginning of a new LPC cycle or

the termination of a broken cycle.

LRESET 27 I INPCI LPC Reset. Same as PCI system reset.

SERIRQ 28 I/O INPCI/OPCI Serial IRQ. The interrupt requests are serialized over a single pin, where

each IRQ level is delivered during a designated time slot.

LPCPD 21 I INPCI Power Down. Indicates that the LPC interface power will be turned off.

CLKRUN 19 I/O INPCI/OD6Clock Run. Same as PCI CLKRUN.

Signal Pin(s) I/O Buffer Type Description

CLKIN 43 I INTClock In. 14.318 MHz or 48 MHz clock input.

Signal Pin(s) I/O Buffer Type Description

IRRX1 5 I INTS IR Receive 1. Primary input for serial data from the FIR transceiver.

IRRX2_

IRSL0

7I/OIN

TS/O3/6 IRRX2 - IR Receive 2. Auxiliary input for serial data to support a second

FIR receiver.

IRSL0 - IR Select. Output used to control the FIR transceiver.

IRTX 6 O O6/12 IR Transmit. FIR serial output data.

Signal Pin(s) I/O Buffer Type Description

CTS1 1IIN

TS Clear to Send. When low, indicates that the modem or other data transfer

device is ready to exchange data.

DCD1 44 I INTS Data Carrier Detected. When low, indicates that the modem or other data

transfer device has detected the data carrier.

DSR1 45 I INTS Data Set Ready. When low, indicates that the data transfer device, e.g.,

modem, is ready to establish a communications link.

DTR1_BOUT1 2 O O3/6 Data Terminal Ready. When low, indicates to the modem or other data

transfer device that the UART is ready to establish a communications link.

Baud Output. Provides the associated serial channel baud rate generator

output signal if Test Mode is selected, i.e., if bit 7 of the EXCR1 register is

set.

1.0 Signal/Pin Connection and Description (Continued)

Revision 1.2 11 www.nuvoton.com

WPCN381U

1.4.5 General-Purpose Input/Output (GPIO) Ports

1.4.6 Power and Ground

RI1 3IIN

TS Ring Indicator. When low, indicates that a telephone ring signal was

received by the modem.

RTS1 47 O O3/6 Request to Send. When low, indicates to the modem or other data

transfer device that the corresponding UART is ready to exchange data. A

system reset sets this signal to inactive high; a loopback operation holds it

inactive.

SIN1 46 I INTS Serial Input. Receives composite serial data from the communications link

(peripheral device, modem or other data transfer device).

SOUT1 48 O O3/6 Serial Output. Sends composite serial data to the communications link

(peripheral device, modem or other data transfer device). These signals

are set active high after a system reset.

SIN2 5 I INTS Serial Input. Same as SIN1.

SOUT2 6 O O6/12 Serial Output. Same as SOUT1.

Signal Pin(s) I/O Buffer Type Description

GPIO00-04 11, 12,

13, 14,

I/O INTS/

OD6, O3/6

General-Purpose I/O Port 0, bits 0-4. Each pin is configured independent-

ly as input or I/O, with or without static pull-up and with either open-drain or

push-pull output type. The port supports interrupt assertion, and each pin

can be enabled or masked as an interrupt source.

GPIO17 7 I/O INTS/

OD6, O3/6

General-Purpose I/O Port 1, bit 7. Same as Port 0.

GPIO20-22 17, 21,

I/O INTS/

OD6, O3/6

General-Purpose I/O Port 2, bits 0-2. Same as Port 0, without interrupt

support.

GPIO23 22 I/O INTS/

OD14, O14/14

General-Purpose I/O Port 2, bit 3. Same as Port 0, without interrupt

support.

GPO24 20 O OD6, O3/6 General-Purpose Output Port 2, bit 4. The pin is configured

independently with or without static pull-up and with either open-drain or

push-pull output type.

Signal Pin(s) I/O Buffer Type Description

VDD 35, 24, 8 I PWR Main 3.3V Power Supply.

VSS 34, 23, 9 I GND Ground.

Signal Pin(s) I/O Buffer Type Description

1.0 Signal/Pin Connection and Description (Continued)

www.nuvoton.com 12 Revision 1.2

WPCN381U

1.4.7 Strap Configuration

1.4.8 Test and Miscellaneous

Signal Pin(s) I/O Buffer Type Description

BADDR 2 I INTS Base Address. Sampled at VDD Power-Up reset to determine the base

address of the configuration Index-Data register pair.

– No pull-down resistor (default) - the Index-Data pair at 164Eh-164Fh.

– 10 KΩ1 external pull-down resistor - the Index-Data pair at 2Eh-2Fh.

The external pull-down resistor must be connected to VSS.

1. Because the strap function is multiplexed with the Serial Port pins, a CMOS transceiver device is recommended

for Serial Port functionality; in this case, the value of the external pull-down resistor is 10 KΩ. If, however, a TTL

transceiver device is used, the value of the external pull-down resistor must be 470Ω, and since the Serial Port

pins are not able to drive this load, the external pull-down resistor must disconnect tEPLV after VDD power-up

(see Section 7.4.3 on page 62).

TRIS 47 I INTS TRI-STATE Device. Sampled at VDD power-up to force the device to float

all its output and I/O pins.

– No pull-down resistor (default) - normal pin operation

– 10 KΩ1 external pull-down resistor - floating device pins

The external pull-down resistor must be connected to VSS.

When TRIS is set to 0 (by an external pull-down resistor), TEST must be

1 (i.e., left unconnected).

TEST 48 I INTS XOR Tree Test Mode. Sampled at VDD power-up to force the device pins

into a XOR tree configuration.

– No pull-down resistor (default) - normal device operation

– 10 KΩ1 external pull-down resistor - pins configured as XOR tree.

The external pull-down resistor must be connected to VSS.

When TEST is set to 0 (by an external pull-down resistor), TRIS must be

1 (i.e., left unconnected).

Signal Pin(s) I/O Buffer Type Description

XOR_OUT 16 O OPCI XOR Tree Output. All the device pins (except ground and power pins)

are internally connected in a XOR tree structure.

VCORF 10 I/O - On-Chip Core Power Converter Filter. Powers the core logic of all the

device modules. An external 0.1 µF ceramic filter capacitor must be

connected between this pin and VSS.

1.0 Signal/Pin Connection and Description (Continued)

Revision 1.2 13 www.nuvoton.com

WPCN381U

1.5 INTERNAL PULL-UP AND PULL-DOWN RESISTORS

The signals listed in Ta b l e 3 can optionally support internal pull-up (PU) and/or pull-down (PD) resistors. See Section 7.3 on

page 60 for the values of each resistor type.

Table 3. Internal Pull-Up and Pull-Down Resistors

Signal Pin(s) Type Comments

General-Purpose Input/Output (GPIO) Ports

GPIO00-04 11, 12, 13, 14, 15 PU30 Programmable

GPIO17 7 PU30 Programmable

GPIO20-23 17, 21, 19, 22 PU30 Programmable

GPO24 20 PU30 Programmable

Strap Configuration and Testability

BADDR 2 PU80 Strap1

1. Active only during VDD Power-Up reset.

TEST 48 PU80 Strap1

TRIS 47 PU80 Strap1

www.nuvoton.com 14 Revision 1.2

WPCN381U

2.0 Power, Reset and Clocks

2.1 POWER

2.1.1 Power Planes

The WPCN381U has a single 3.3V power source, VDD. Internally, an additional power plane (VCORF) is generated using an

on-chip voltage converter. This power plane feeds all the core logic.

2.1.2 Power States

The following terminology is used in this document to describe the power states:

•Power On - VDD is active.

•Power Off - VDD is inactive.

2.1.3 Power Connection and Layout Guidelines

The WPCN381U requires a power supply voltage of 3.3V ±10% for the VDD supply. The on-chip core voltage converter gen-

erates a voltage below 3V for the internal logic.

VDD and VCORF use a common ground return marked VSS.

To obtain the best performance, bear in mind the following recommendations.

Ground Connection. The following items must be connected to the ground layer (VSS) as close to the device as possible:

• The ground return (VSS) pins

• The decoupling capacitors of the Main power supply (VDD) pins.

• The decoupling capacitor of the on-chip core power converter (VCORF) pin.

Note that a low-impedance ground layer also improves noise isolation.

Decoupling Capacitors. The following decoupling capacitors must be used in order to reduce EMI and ground bounce:

• Main power supply (VDD): Place one 0.1 µF capacitor on each VDD-VSS pin pair, as close to the pin as possible. In

addition, place one 10−47 µF tantalum capacitor on the common net as close to the device as possible.

• On-chip core power converter (VCORF): Place one 0.1 µF ceramic capacitor on the VCORF-VSS pin pair as close to

the pin as possible.

Figure 1. Decoupling Capacitor Connections

VDD

0.1 µFVSS

10−47

µF

Main 3.3V

VDD

VSS

VDD

VSS

0.1 µF

VCORF

0.1 µF

WPCN381U

2.0 Power, Reset and Clocks (Continued)

Revision 1.2 15 www.nuvoton.com

WPCN381U

2.2 RESET SOURCES AND TYPES

The WPCN381U has the following reset sources:

•VDD Power-Up Reset - activated when VDD is powered up.

•Hardware Reset - activated when the LRESET input is asserted (low).

2.2.1 VDD Power-Up Reset

VDD Power-Up reset is generated by an internal circuit when VDD power is turned on. VDD Power-Up reset time (tIRST) lasts

until the LRESET signal is deasserted. The Hardware reset (LRESET) must be asserted for a minimum of tLRST (see

Section 7.4.3 on page 62) to ensure that the WPCN381U operates correctly.

External devices must wait at least tIRST before accessing the WPCN381U. If the host processor accesses the WPCN381U

during this time, the WPCN381U LPC interface ignores the transaction (that is, it does not return a SYNC handshake).

VDD Power-Up reset performs the following actions:

• Puts pins with strap options into TRI-STATE and enables their internal pull-up resistors.

• Samples the logic levels of the strap pins.

• Executes all the actions performed by the Hardware reset; see Section 2.2.2.

2.2.2 Hardware Reset

Hardware reset is activated by assertion of LRESET input while VDD is “good”. When VDD power is off, the WPCN381U

ignores the level of the LRESET input. Hardware reset performs the following action:

• Resets all lock bits in configuration registers.

• Loads default values to all the bits in the Configuration Control.

• Resets all the logical devices.

• Loads default values to all the module registers.

2.3 CLOCK DOMAINS

The WPCN381U has two clock domains, as shown in Table 4.

2.3.1 LPC Domain

The LPC clock signal at the LCLK pin must become valid before the end of the Hardware reset (LRESET); see Section 2.2.2.

This clock can be stopped using the CLKRUN protocol.

2.3.2 48 MHz Domain

The 48 MHz clock domain is sourced either by the on-chip Clock Generator or directly by the CLKIN input pin. The Clock

Generator is fed by applying a clock source at a frequency of 14.31818 MHz. The Clock Generator generates two internal

clocks, 24 MHz and 48 MHz. After Power-Up or Hardware reset, the clock (Clock Generator or external clock) is disabled.

Clock Generator Functional Description

The on-chip Clock Generator starts working when it is enabled by bit 7 of the CLOCKCF register, Index 29h, i.e., when the

bit value changes from 0 to 1 (only for 14.31818 MHz clock source). Once enabled, the output clock is frozen to a steady

logic level until the clock generator provides a stable output clock that meets all requirements. Then the clock starts toggling.

On Hardware reset, the chip wakes up with the on-chip Clock Generator disabled. The input clock of the Clock Generator

may toggle regardless of the state of the LRESET pin. The Clock Generator waits for a toggling input clock.

Table 4. Clock Domains of the WPCN381U

Clock

Domain Frequency Source Usage

LPC 25 MHz or 33 MHz LPC clock input (LCLK) LPC bus interface and Configuration registers

48 MHz 48 MHz On-chip Clock Generator or

directly from Clock Input (CLKIN)

Legacy functions (Serial Ports, Fast Infrared)

2.0 Power, Reset and Clocks (Continued)

www.nuvoton.com 16 Revision 1.2

WPCN381U

Bit 4 (read-only) of the CLOCKCF register is the Valid Clock Generator status bit. While stabilizing, the output clock is frozen

to a steady logic level, and the status bit is cleared to 0 to indicate a frozen clock. When the clock generator is stable, the

output clock starts toggling and the status bit is set to 1. The status bit tells the software when the Clock Generator is ready.

The software should poll this status bit until it is set (1), and only then activate the Serial Ports and the Fast Infrared interface.

The clock generator and its output clock do not consume power when they are disabled.

2.3.3 WPCN381U Power-Up

To ensure proper operation, proceed as follows after power-up:

3. Set bit 5 of the Clock Generator Control register (CLOCKCF) at Index 29h according to the clock source used.

4. Enable the clock.

5. If the clock source is 14.31818 MHz:

—Poll bit 4 of the CLOCKCF register while the clock generator is stabilizing.

—When bit 4 of CLOCKCF is set to 1, go to step 6.

6. Enable any module in the chip, as needed.

2.3.4 Specifications

Wake-up time is 33 msec (maximum). This is measured from the time the Clock Generator is enabled until the clock is stable.

Note: The reference clock must be stable at the time the Clock Generator is enabled. Tolerance (long term deviation) of

the generator output clock, relative to the input clock, is ±110 ppm. Total tolerance is therefore

±(input clock tolerance + 110 ppm).

2.0 Power, Reset and Clocks (Continued)

Revision 1.2 17 www.nuvoton.com

WPCN381U

2.4 TESTABILITY SUPPORT

The WPCN381U supports two testability modes:

• In-Circuit Testing (ICT)

• X O R Tr ee Te s t i ng

2.4.1 ICT

The In-Circuit Testing (ICT) technique, also known as “bed-of-nails”, injects logic patterns to the input pins of the devices

mounted on the tested board. It then checks their outputs for the correct logic levels.

The WPCN381U supports this testing technique by floating (putting in TRI-STATE) all the device pins. This prevents “back-

driving” the WPCN381U pins by the ICT tester when a device normally controlled by WPCN381U is tested (device inputs

are driven by the ICT tester). Exceptions to this are the power and ground pins (VDD, VSS, VCORF), which do not float in

TRI-STATE mode.

2.4.2 XOR Tree Testing

When the WPCN381U is mounted on a board, it can be tested using the XOR Tree technique. This test also checks the

correct connection of the device pins to the board.

In XOR Tree mode, all WPCN381U pins are configured as inputs, except the last pin in the tree, which is the XOR_OUT

output. The input pins are chained through XOR gates, as shown in Figure 2. The power and ground pins (VDD, VSS,

VCORF) are excluded from the XOR Tree. During XOR-Tree testing, the Not Connected (NC) pins must be pulled low.

Figure 2. XOR Tree (Simplified Diagram)

The maximum propagation delay through the XOR tree, from the first pin in the chain to XOR_OUT is 200 ns.

2.4.3 Test Mode Entry Sequence

Ta bl e 5 shows the decoding values required to enter each test mode. The test modes are decoded from the TEST and TRIS

strap pins and are latched into the WPCN381U on power up.

Table 5. Test Mode Selection

Test Mode TEST TRIS

No Test Mode Selected 1 1

TRI-STATE (ICT) 1 0

XOR Tree 0 1

Reserved exclusively for Nuvoton use 0 0

VDD

XOR_OUT

Pin 17 Pin 18 Pin 48 Pin 1 Pin 15 Pin 16

www.nuvoton.com 18 Revision 1.2

WPCN381U

3.0 Device Architecture and Configuration

The WPCN381U comprises a collection of legacy and proprietary functional blocks. Each functional block is described in a

separate chapter. This chapter describes the WPCN381U structure and provides all logical device specific information, in-

cluding special implementation of generic blocks, system interface and device configuration.

3.1 OVERVIEW

The WPCN381U consists of logical devices, the host interface and a central set of configuration registers, all built around a

central internal bus. Figure 3 illustrates the blocks and related logic.

The system interface serves as a bridge between the external LPC interface and the internal bus. It supports 8-bit read and

write transactions for I/O and DMA, as defined in Intel’s LPC Interface Specification, Revision 1.1.

The central configuration register set is ACPI compliant and supports a PnP configuration. The configuration registers are

structured as a subset of the Plug and Play Standard registers, defined in Appendix A of the Plug and Play ISA Specification,

Revision 1.0a by Intel and Microsoft. All system resources assigned to the functional blocks (I/O address space, DMA chan-

nels and IRQ lines) are configured in, and managed by, the central configuration register set. In addition, some function-

specific parameters are configurable through the configuration registers and distributed to the functional blocks through spe-

cial control signals.

Serial

Port 1

Internal Bus

Bus

Control Signals

Interface

LCLK

LRESET

LAD3-0

LFRAME

LDRQ

SERIRQ

CLKIN

SIN1

SOUT1

RTS1

DTR1_BOUT1

CTS1

DSR1

DCD1

RI1

GPIO

Ports

BADDR

Control Registers

Config &

Strap

Config

CLKRUN

TEST

GPIO20-23

TRIS

LPCPD

GPIO00-04

Figure 3. WPCN381U Detailed Block Diagram

FIR

and

Serial

Port 2

SOUT2

SIN2

GPO24

GPIO17

IRRX1,IRRX2

IRTX

IRSL0

3.0 Device Architecture and Configuration (Continued)

Revision 1.2 19 www.nuvoton.com

WPCN381U

3.2 CONFIGURATION STRUCTURE AND ACCESS

The configuration structure is comprised of a set of banked registers which are accessed via a pair of specialized registers.

3.2.1 The Index-Data Register Pair

Access to the WPCN381U configuration registers is via an Index-Data register pair, using only two system I/O byte locations.

The base address of this register pair is determined during VDD Power-Up reset, according to the state of the hardware strap-

ping option on the BADDR pin. Ta bl e 6 shows the selected base addresses as a function of BADDR.

Table 6. BADDR Strapping Options

The Index register is an 8-bit read/write register located at the selected base address (Base+0). It is used as a pointer to the

configuration register file, and holds the index of the configuration register that is currently accessible via the Data register.

Reading the Index register returns the last value written to it (or the default of 00h after reset).

The Data register is an 8-bit register (Base+1) used as a data path to any configuration register. Accessing the Data register

actually accesses the configuration register that is currently pointed to by the Index register.

3.2.2 Banked Logical Device Registers Structure

Each functional block is associated with a Logical Device Number (LDN). The configuration registers are grouped into banks,

where each bank holds the standard configuration registers of the corresponding logical device. Ta b l e 7 shows the LDN

values of the WPCN381U functional blocks. Any value not listed is reserved.

Figure 4 shows the structure of the standard configuration register file. The LDN and WPCN381U configuration registers are

not banked and are accessed by the Index-Data register pair only, as described in Section 3.2.1. However, the device control

and device configuration registers are duplicated over four banks for four logical devices. Therefore, accessing a specific

register in a specific bank is performed by two-dimensional indexing, where the LDN register selects the bank (or logical

device) and the Index register selects the register within the bank. Accessing the Data register while the Index register holds

a value of 30h or higher physically accesses the logical device configuration registers currently pointed to by the Index reg-

ister, within the logical device currently selected by the LDN register.

Figure 4. Structure of Standard Configuration Register File

BADDR

I/O Address

Index Register Data Register

02Eh2Fh

1 (default) 164Eh 164Fh

07h

20h

30h

60h

75h

FFh

Logical Device Number Register

SuperI/O Configuration Registers

Logical Device Control Register

Standard Logical Device

Special (Vendor-defined)

Configuration Registers

Banks

2Fh

F0h

Bank Select

63h

74h

70h

71h Configuration Registers

(One per Logical Device)

Logical Device

3.0 Device Architecture and Configuration (Continued)

www.nuvoton.com 20 Revision 1.2

WPCN381U

Table 7. Logical Device Number (LDN) Assignments

Write accesses to unimplemented registers (i.e., accessing the Data register while the Index register points to a non-existing

register) are ignored; reads return 00h on all addresses, except 74h and 75h (DMA configuration registers), which return 04h

(indicating no DMA channel is active). The configuration registers are accessible immediately after reset.

3.2.3 Standard Configuration Register Definitions

In the registers below, any undefined bit is reserved. Unless otherwise noted, the following definitions also hold true:

• All registers are read/write.

• All reserved bits return 0 on reads, except where noted otherwise. To prevent unpredictable results, do not modify

these bits. Use read-modify-write to prevent the values of reserved bits from being changed during write.

• Write-only registers must not use read-modify-write during updates.

LDN Functional Block

02h Fast Infrared (FIR) and Serial Port 2 (SP2)

03h Serial Port 1 (SP1)

07h General-Purpose I/O (GPIO) Ports

Table 8. Standard General Configuration Registers

Index Register Name Description

07h Logical Device

Number

This register selects the current logical device. See Ta b l e 7 for valid numbers. All other

values are reserved.

20h-2Fh WPCN381U

Configuration

WPCN381U configuration registers and ID registers.

Table 9. Logical Device Activate Register

Index Register Name Description

30h Activate Bits 7-1:Reserved.

Bit 0: Logical device activation control; see Section 3.3 on page 23.

0: Disabled

1: Enabled

Table 10. I/O Space Configuration Registers

Index Register Name Description

60h I/O Port Base

Address Bits 15−8

Descriptor 0

Indicates selected I/O lower limit address bits 15−8 for I/O Descriptor 0.

61h I/O Port Base

Address Bits 7−0

Descriptor 0

Indicates selected I/O lower limit address bits 7−0 for I/O Descriptor 0.

3.0 Device Architecture and Configuration (Continued)

Revision 1.2 21 www.nuvoton.com

WPCN381U

Table 11. Interrupt Configuration Registers

Index Register Name Description

70h Interrupt Number Indicates selected interrupt number.

Bits 7-4:Reserved.

Bits 3-0: These bits select the interrupt number. A value of 1 selects IRQ1. A value of

15 selects IRQ15. IRQ0 is not a valid interrupt selection and represents no interrupt

selection.

Note: Avoid selecting the same interrupt number (except 0) for different logical

devices, as it causes the WPCN381U to behave unpredictably.

71h Interrupt Request

Type S e l e c t

Indicates the type and polarity of the interrupt request number selected in the previous

is read-only.

Bits 7-2: Reserved.

Bit 1: Polarity of interrupt request selected in previous register.

0: Low polarity.

1: High polarity.

Bit 0: Type of interrupt request selected in previous register.

0: Edge.

1: Level.

Table 12. DMA Configuration Registers

Index Register Name Description

74h DMA Channel

Select 0

Indicates selected DMA channel for DMA 0 of the logical device (0 is the first DMA

channel if more than one DMA channel is used).

Bits 7-3: Reserved.

Bits 2-0: These select the DMA channel for DMA 0, where:

- A value of 0, 1, 2, or 3 selects DMA channel 0, 1, 2, or 3, respectively.

- A value of 4 indicates that no DMA channel is active.

- The values 5-7 are reserved.

Note: Avoid selecting the same DMA channel (except 4) for different logical devices,

as it causes the WPCN381U to behave unpredictably.

75h DMA Channel

Select 1

Indicates selected DMA channel for DMA 1 of the logical device (1 is the second DMA

channel if more than one DMA channel is used).

Bits 7-3: Reserved.

Bits 2-0: These select the DMA channel for DMA 1, where:

- A value of 0, 1, 2, or 3 selects DMA channel 0, 1, 2, or 3, respectively.

- A value of 4 indicates that no DMA channel is active.

- The values 5−7 are reserved.

Note: Avoid selecting the same DMA channel (except 4) for different logical devices,

as it causes the WPCN381U to behave unpredictably.

Table 13. Special Logical Device Configuration Registers

Index Register Name Description

F0h-FFh Logical Device

Configuration

Special (vendor-defined) configuration options.

3.0 Device Architecture and Configuration (Continued)

www.nuvoton.com 22 Revision 1.2

WPCN381U

3.2.4 Standard Configuration Registers

Figure 5. Configuration Register Map

SuperI/O Configuration Registers

The WPCN381U configuration registers at Indexes 20h and 27h are used for part identification. The other configuration

registers are used for global power management and the selection of pin multiplexing options. For details, see Section 3.7

on page 26.

Logical Device Control and Configuration Registers

A subset of these registers is implemented for each logical device. See the functional block descriptions in the following sections.

Control

The only implemented control register for each logical device is the Activate register at Index 30h. Bit 0 of the Activate reg-

ister controls the activation of the associated functional block. Activation enables access to the functional block’s registers

and attaches its system resources, which are unassigned as long as it is not activated. Other effects may apply on a function-

specific basis (such as clock enable and active pinout signaling). Access to the configuration register of the logical device is

enabled even when the logical device is not activated.

Standard Configuration

The standard configuration registers manage the PnP resource allocation to the functional blocks. The I/O port base address

descriptor 0 is a pair of registers at Index 60-61h, holding the first 16-bit base address for the register set of the functional

block. An optional 16-bit second base-address (descriptor 1) at Index 62-63h is used for logical devices with more than one

continuous register set. Interrupt Number (Index 70h) and IRQ Type Select (Index 71h) allocate an IRQ line to the block and

control its type. DMA Channel Select 0 (Index 74h) allocates a DMA channel to the block, where applicable. DMA Channel

Select 1 (Index 75h) allocates a second DMA channel, where applicable.

SuperI/O Control and

Configuration Registers

Logical Device Control and

one per Logical Device

Configuration Registers -

Index Register Name

07h Logical Device Number

20h SuperI/O ID

21h SuperI/O Configuration 1

22h SuperI/O Configuration 2

23h Reserved

24h-25h Reserved

26h SuperI/O Configuration 6

27h SuperI/O Revision ID

28h Reserved

29h Clock Generator Control

2Ah-2Bh Reserved exclusively for Nuvoton use

2Ch SuperI/O Configuration C

2Dh - 2Fh Reserved exclusively for Nuvoton use

30h Logical Device Control (Activate)

60h I/O Base Address Descriptor 0 Bits 15-8

61h I/O Base Address Descriptor 0 Bits 7-0

70h Interrupt Number and Wake-Up on IRQ Enable

71h IRQ Type Select

74h DMA Channel Select 0

75h DMA Channel Select 1

F0h - FFh Device Specific Logical Device Configuration 1 to 15

(some are optional)

3.0 Device Architecture and Configuration (Continued)

Revision 1.2 23 www.nuvoton.com

WPCN381U

Special Configuration

The vendor-defined registers, starting at Index F0h, control function-specific parameters such as operation modes, power

saving modes, pin TRI-STATE, and non-standard extensions to generic functions.

3.2.5 Default Configuration Setup

In the event of a VDD Power-Up or Hardware reset, the WPCN381U wakes up with the following default configuration setup:

• The configuration base address is 2Eh or 164Eh, according to the BADDR strap pin value, as shown in Ta bl e 6 o n

page 19.

• All logical devices are disabled.

• All multiplexed GPIO pins are configured to their respective default function. When configured as GPIO, they have an

internal static pull-up (default direction is input).

• The legacy devices (Serial Ports and FIR) are assigned with their legacy system resource allocation.

• Nuvoton proprietary functions are not assigned with any default resources; the default values of their base addresses

are all 00h.

See Section 2.2 on page 15 for more details on WPCN381U reset sources and types.

3.3 MODULE CONTROL

3.3.1 Module Enable/Disable

Module control is performed primarily through the Activation bit (bit 0 of Index 30h) of each logical device. The operation of

each module can be controlled by the host through the LPC bus.

Module enable/disable by the host through the LPC bus is controlled by the following bits:

• Activation bit (bit 0) in Index 30h of the Standard configuration registers; see Section 3.2.3 on page 20.

• Fast Disable bit in SIOCF6 register; for Serial Ports 1-2 and FIR modules only; see Section 3.7.4 on page 28.

• Global Enable bit (GLOBEN) in SIOCF1 register; see Section 3.7.2 on page 27.

A module is enabled only if all of these bits are set to their “enable” value.

When a legacy module (SP1, SP2, FIR) is disabled, the following occurs:

• The host system resources of the logical device (IRQ, DMA and runtime address range) are unassigned.

• Access to the standard- and device-specific Logical Device configuration registers through the LPC bus remains en-

abled.

• Access to the module’s runtime registers through the LPC bus is disabled (transactions are ignored; SYNC cycle is

not generated).

• The module’s internal clock is disabled (the module is not functional) to lower the power consumption.

When a GPIO module is disabled, the following occurs:

• The host system resources of the logical device (IRQ and runtime address range) are unassigned.

• Access to the standard- and device-specific Logical Device configuration registers through the LPC bus remains en-

abled.

• Access to the module’s runtime registers through the LPC bus is disabled (transactions are ignored; SYNC cycle is

not generated).

• The module is functional.

3.3.2 Floating Module Output

The pins of the Legacy modules (Serial Port 1) can be floated. When the TRI-STATE Control bit (bit 0) is set in the specific

module configuration register (at Index F0h of the specific logical device in the configuration space) and the module is dis-

abled (see Section 3.3.1), the module output signals are floated and the I/O signals are configured as inputs (note that the

logic level at the inputs is ignored by the module, which is disabled).

3.0 Device Architecture and Configuration (Continued)

www.nuvoton.com 24 Revision 1.2

WPCN381U

Figure 6 shows the control mechanism for floating the pins of a Legacy module.

Figure 6. Control of Enabling and of Floating Legacy Module Pins

3.4 INTERNAL ADDRESS DECODING

A full 16-bit address decoding is applied when accessing the configuration I/O space as well as the registers of the functional

blocks. However, the number of configurable bits in the base address registers varies for each logical device.

The lower 1, 2, 3, 4 or 5 address bits are decoded within the functional block to determine the offset of the accessed register

within the logical device’s I/O range of 2, 4, 8, 16 or 32 bytes, respectively. The remaining bits are matched with the base

address register to decode the entire I/O range allocated to the logical device. Therefore the lower bits of the base address

register are forced to 0 (read-only), and the base address is forced to be 2, 4, 8, 16 or 32 byte-aligned, according to the size

of the I/O range.

The base addresses of the Serial Ports 1-2 and FIR modules are limited to the I/O address range of 00h to 7FXh only (bits

11-15 are forced to 0).The addresses of the non-legacy logical devices are configurable within the full 16-bit address range

(up to FFFXh).

Fast

Disable

xxxDIS1

SIOCF6

TRI-

STATE

Control1

Configuration

Global

Enable

GLOBEN

SIOCF1

Activation

Bit (bit 0)

Index 30h

Device Configuration

Legacy Module

Module

Module Enable

(Index F0h)

Legacy

Enable

Output

Buffer

1. Wherever the bit is implemented

3.0 Device Architecture and Configuration (Continued)

Revision 1.2 25 www.nuvoton.com

WPCN381U

3.5 PROTECTION

The WPCN381U provides features to protect the hardware configuration from changes made by application software run-

ning on the host.

The protection is activated by the software setting a “sticky” lock bit. Each lock bit protects a group of configuration bits lo-

cated either in the same register or in different registers. When the lock bit is set, the lock bit and all the protected bits become

read-only and cannot be further modified by the host through the LPC bus. All the lock bits are reset by Hardware reset, thus

unlocking the protected configuration bits.

The bit locking protection mechanism is optional.

The protected groups of configuration bits are described below.

3.5.1 Multiplexed Pin Configuration Lock

Protects the configuration of all the multiplexed device pins.

Lock bit: LOCKMCF in SIOCF1 register (Device Configuration).

Protected bits: LOCKMCF and IOWAIT (in SIOCF1 register) and all bits in SIOCF2 and SIOCFC registers (Device Con-

figuration).

3.5.2 GPIO Ports Configuration Lock

Protects the configuration (but not the data) of all the GPIO Ports.

Lock bit: LOCKGCF in SIOCF1 register (Device Configuration).

Protected bits for each GPIO Port:

LOCKGCF in SIOCF1 register, and all bits in GPCFG register (except LOCKCFP bit) and GPEVR register

(Device Configuration).

3.5.3 Fast Disable Configuration Lock

Protects the Fast Disable bits for all the Legacy modules.

Lock bit: LOCKFDS in SIOCF6 register (Device Configuration).

Protected bits: All bits in SIOCF6 register (except General-Purpose Scratch bits) and GLOBEN bit in SIOCF1 register

Device Configuration).

3.5.4 Clock Control Lock

Protects the Clock Generator control bits.

Lock bit: LOCKCCF in CLOCKCF register (Device Configuration).

Protected bits: All bits in CLOCKCF register (Device Configuration).

3.5.5 GPIO Ports Lock

Protects the configuration and data of all the GPIO Ports.

Lock bit: LOCKCFP in GPCFG register, for each GPIO Port (Device Configuration).

Protected bits for each GPIO Port:

PUPCTL, OUTTYPE and OUTENA in GPCFG register; the corresponding bit (to the port pin) in GPDO

3.6 REGISTER TYPE ABBREVIATIONS

The following abbreviations are used to indicate the Register Type:

• R/W = Read/Write.

• R = Read from register (data written to this address is sent to a different register).

• W = Write (see above).

• RO = Read Only. Writing to the register/bit is ignored.

• R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.

• R/W1S = Read/Write 1 to Set. Writing 1 to a bit sets its value to 1. Writing 0 has no effect.

3.0 Device Architecture and Configuration (Continued)
www.nuvoton.com 26 Revision 1.2  
WPCN381U
3.7 SUPERI/O CONFIGURATION REGISTERS
This section describes the SuperI/O configuration and ID registers (those registers with first level indexes in the range of
20h-2Eh). See Ta bl e 1 4  for a summary and directory of these registers. 
Note:  Set the configuration registers to enable functions or signals that are relevant to the specific device. The values of
fields that select either functions or signals excluded from a specific device are treated as “reserved” and should
not be selected.
Table 14. SuperI/O Configuration Registers 
3.7.1 SuperI/O ID Register (SID)
This register contains the identity number of the chip. The WPCN381U family is identified by the value F4h.
Location: Index 20h
Type: RO 
Index Mnemonic  Register Name Type Section
20h SID SuperI/O ID  RO 3.7.1
21h SIOCF1 SuperI/O Configuration 1  Varies per bit 3.7.2
22h SIOCF2 SuperI/O Configuration 2  R/W or RO 3.7.3
23h-25h Reserved for Nuvoton use
26h SIOCF6 SuperI/O Configuration 6  Varies per bit 3.7.4
27h SRID SuperI/O Revision ID RO 3.7.5
29h CLOCKCF Clock Generator Control  Varies per bit 3.7.6
2Ah - 2Bh Reserved exclusively for Nuvoton use
2Ch SIOCFC SuperI/O Configuration C  R/W or RO 3.7.7
2Dh - 2Fh Reserved exclusively for Nuvoton use
Bit 76543210
Name Chip ID
Reset  F4h

3.0 Device Architecture and Configuration (Continued)

Revision 1.2 27 www.nuvoton.com

WPCN381U

3.7.2 SuperI/O Configuration 1 Register (SIOCF1)

Location: Index 21h

Type: Varies per bit

3.7.3 SuperI/O Configuration 2 Register (SIOCF2)

Location: Index 22h

Type: R/W or RO

Bit 76543210

Name LOCKMCF LOCKGCF Reserved (must be ‘01’) IOWAIT Reserved GLOBEN

Reset 00010001

Bit Type Description

7R/W1SLOCKMCF (Lock Multiplexing Configuration). When set to 1, locks the configuration of registers

SIOCF1, SIOCF2 and SIOCFC by disabling writing to all bits in these registers (including the

LOCKMCF bit itself), except for the LOCKGCF and GLOBEN bits in SIOCF1. Once set, this bit can only

be cleared by Hardware reset.

0: R/W bits are enabled for write (default).

1: All bits are RO.

6R/W1SLOCKGCF (Lock GPIO Pins Configuration). When set to 1,locks the configuration registers of all

GPIO pins (see Section 3.10.3 on page 33) by disabling writes to all their bits (including the LOCKGCF

bit itself). The locked registers include the GPCFG (except LOCKCFP bit) and GPEVR registers of all

GPIO pins. Once set, this bit can only be cleared by Hardware reset.

0: R/W bits are enabled for write (default).

1: All bits are RO.

5-4 Reserved. These bits must be ‘01’.

3-2 R/W or

IOWAIT (Number of I/O Wait States). Sets the number of wait states for I/O transactions through the

LPC bus.

Bits

3 2 Number of Wait States

0 0: 0 (default).

01: 2.

10: 6.

1 1: 12.

1Reserved. This bit must be 0.

0R/W or

GLOBEN (Global Device Enable). Makes it possible to disable all logical devices by setting a single

bit (to 0). In addition, when the bit is set to 1, it enables the operation of all the logical devices of the

WPCN381U, as long as the logical device is itself enabled (see Table 7 on page 20). The behavior of

the devices is explained in Section 3.3 on page 23.

0: All logical devices in the WPCN381U are disabled and their resources are released.

1: Enables each WPCN381U logical device that is itself enabled (default); see Section 3.3.1 on page 23.

Bit 7654 3 210

Name Reserved1

1. During initialization, this reserved field must be set to ‘00’ to allow correct operation of the chip.

CLKRUNSEL Reserved LPCPDSEL Reserved IRRX2SEL Reserved

Reset 0110 0 011

Bit Description

7-6 Reserved. This field must be initialized to ‘00’.

3.0 Device Architecture and Configuration (Continued)

www.nuvoton.com 28 Revision 1.2

WPCN381U

3.7.4 SuperI/O Configuration 6 Register (SIOCF6)

This register provides a fast way to disable one or more modules without accessing the Activate register of each; see

Section 3.3.1 on page 23.

Location: Index 26h

Type: Varies per bit

5CLKRUNSEL (CLKRUN Selection Control). Selects the function connected to pin 19. This bit is reset on VDD

power-up only.

Bit

5Function

0: GPIO22.

1: CLKRUN (default).

4Reserved.

3LPCPDSEL (LPCPD Selection Control). Selects the function connected to pin 21. This bit is reset on VDD

power-up only.

Bit

3Function

0: GPIO21 (default).

1: LPCPD

2Reserved.

1IRRX2SEL (IRRX2 Selection Control). Selects the function connected to pin 7.

0: GPIO17.

1: IRRX2_IRSL0 (default).

0Reserved.

Bit 76543210

Name LOCKFDS General-Purpose Scratch Reserved SER1DIS FIRDIS Reserved

Reset 00000000

Bit Type Description

7R/W1

LOCKFDS (Lock Fast Disable Configuration). When set to 1, this bit locks itself, SER1DIS and FIRDIS

bits in this register and GLOBEN bit in SIOCF1 register by disabling writing to all of these bits. Once set,

this bit can only be cleared by Hardware reset.

0: R/W bits are enabled for write (default).

1: All bits are RO.

6-5 R/W General-Purpose Scratch.

4Reserved.

3R/W

or RO

SER1DIS (Serial Port 1 Disable).

0: Enabled or Disabled, according to Activation bit (default).

1: Disabled.

2R/W

or RO

FIRDIS (Fast InfraRed and Serial Port 2 Disable).

0: Enabled or Disabled, according to Activation bit (default).

1: Disabled.

1-0 Reserved.

Bit Description

3.0 Device Architecture and Configuration (Continued)

Revision 1.2 29 www.nuvoton.com

WPCN381U

3.7.5 SuperI/O Revision ID Register (SRID)

This register contains the ID number of the specific family member (Chip ID) and the chip revision number (Chip Rev).

Location: Index 27h

Type: RO

3.7.6 Clock Generator Control Register (CLOCKCF)

Location: Index 29h

Type: Varies per bit

Bit 76543210

Name Chip ID Chip Rev

Reset 00 0XXXXX

Bit Description

7-5 Chip ID. For the WPCN381U device, these bits are ‘000’.

4-0 Chip Rev. These bits identify the device revision.

Bit 76543210

Name CKEN Reserved CK48SEL CKVALID LOCKCCF Reserved

Reset 00000000

Bit Type Description

7R/W or

CKEN (Clock Enable). Enables the internal clock of the WPCN381U. If the clock source selected by

CK48SEL bit is the Clock Generator, CKEN enables the Clock Generator; otherwise, it enables the path

from the CLKIN input pin.

0: Clock disabled (default).

1: Clock enabled.

6Reserved.

5R/W or

CK48SEL (48 MHz Clock Select). Selects the source of the internal 48 MHz clock.

0: The source of the internal 48 MHz clock is CLKIN pin (default).

Use when the CLKIN pin is connected to a 48 MHz clock source.

1: The source of the internal 48 MHz clock is the Clock Generator.

Use when the CLKIN pin is connected to a 14.31818 MHz clock source.

4ROCKVALID (Valid Clock Generator, Clock Status).

Indicates the status of the on-chip, 48 MHz Clock

Generator and controls the generator output clock signal. The WPCN381U modules using this clock may be

enabled (see

Section 3.3.1 on page 23

) only after this bit is read high (generator clock is valid).

0: Generator output clock frozen (default).

1: Generator output clock active (stable and toggling).

3R/W1SLOCKCCF (Lock Clock Configuration). When set to 1, this bit locks the CLOCKCF register by

disabling writing to all its bits (including to the LOCKCCF bit itself). Once set, this bit can only be

cleared by Hardware reset.

0: The R/W bits are enabled for write (default).

1: All the bits are read-only.

2-0 Reserved.

3.0 Device Architecture and Configuration (Continued)

www.nuvoton.com 30 Revision 1.2

WPCN381U

3.7.7 SuperI/O Configuration C Register (SIOCFC)

Location: Index 2Ch

Type: R/W or RO

Bit 76543210

Name Reserved SP2SEL

Reset 00000000

Bit Description

7-1 Reserved.

0SP2SEL (Serial Port 2 Selection Control). Selects the function connected to pins 5, 6.

0: IRRX1, IRTX (default).

1: SIN2, SOUT2.

3.0 Device Architecture and Configuration (Continued)

Revision 1.2 31 www.nuvoton.com

WPCN381U

3.8 FAST INFRARED AND SERIAL PORT 2 CONFIGURATION

3.8.1 Logical Device 2 (FIR and SP2) Configuration

Ta b l e 1 5 lists the configuration registers that affect the Fast Infrared and Serial Port 2. Only the last register (F0h) is de-

scribed here. See Sections 3.2.3 and 3.2.4 for descriptions of the other registers.

Table 15. Fast Infrared and Serial Port 2 Configuration Registers

3.8.2 Fast Infrared and Serial Port 2 Configuration Register

Location: Index F0h

Type: R/W

Index Configuration Register or Action Type Reset

30h Activate. See also bit 0 of the SIOCF1 register and bit 2 of the SIOCF6 register. R/W 00h

60h Base Address MSB register. Bits 7-3 (for A15-11) are read-only, 00000b. R/W 02h

61h Base Address LSB register. Bit 2-0 (for A2-0) are read-only, 000b. R/W F8h

70h Interrupt Number and Wake-Up on IRQ Enable register. R/W 03h

71h Interrupt Type. Bit 1 is read/write; other bits are read-only. R/W 03h

74h DMA Channel Select 0 (RX_DMA). R/W 04h

75h DMA Channel Select 1 (TX_DMA). R/W 04h

F0h Fast Infrared and Serial Port 2 Configuration register. R/W 02h

Bit 76543210

Name Bank

Select

Enable

Reserved Busy

Indicator

Power Mode

Control Reserved

Reset 00000010

Bit Description

7Bank Select Enable. Enables bank switching for Fast Infrared and Serial Port 2.

0: All attempts to access the extended registers in Fast Infrared and Serial Port 2 are ignored (default).

1: Enables bank switching for Fast Infrared and Serial Port 2.

6-3 Reserved.

2Busy Indicator. This read-only bit can be used by power management software to decide when to power down

the Fast Infrared and Serial Port 2 logical device.

0: No transfer in progress (default).

1: Transfer in progress.

1Power Mode Control. When the logical device is active in:

0: Low power mode.

Fast Infrared and Serial Port 2 clock disabled. The output signals are set to their default states. Registers are

maintained (unlike Active bit in Index 30, which also prevents access to Infrared registers).

1: Normal power mode.

Fast Infrared and Serial Port 2 clock enabled. Infrared is functional when the logical device is active (default).

0Reserved.

3.0 Device Architecture and Configuration (Continued)

www.nuvoton.com 32 Revision 1.2

WPCN381U

3.9 SERIAL PORT 1 CONFIGURATION

3.9.1 Logical Device 3 (SP1) Configuration

Ta b l e 1 6 lists the configuration registers that affect the Serial Port 1. Only the last register (F0h) is described here. See Sec-

tions 3.2.3 and 3.2.4 for descriptions of the other registers.

Table 16. Serial Port 1 Configuration Registers

3.9.2 Serial Port 1 Configuration Register

Location: Index F0h

Type: R/W

Index Configuration Register or Action Type Reset

30h Activate. See also bit 0 of the SIOCF1 register and bit 3 of the SIOCF6 register. R/W 00h

60h Base Address MSB register. Bits 7-3 (for A15-11) are read-only, 00000b. R/W 03h

61h Base Address LSB register. Bit 2-0 (for A2-0) are read-only, 000b. R/W F8h

70h Interrupt Number and Wake-Up on IRQ Enable register. R/W 04h

71h Interrupt Type. Bit 1 is read/write; other bits are read-only. R/W 03h

74h Report no DMA assignment. RO 04h

75h Report no DMA assignment. RO 04h

F0h Serial Port 1 Configuration register. R/W 02h

Bit 76543210

Name Bank

Select

Enable

Reserved Busy

Indicator

Power Mode

Control

TRI-STATE

Control

Reset 00000010

Bit Description

7Bank Select Enable. Enables bank switching for Serial Port 1.

0: Disabled (default).

1: Enabled.

6-3 Reserved.

2Busy Indicator. This read-only bit can be used by power management software to decide when to power down

the Serial Port 1 logical device.

0: No transfer in progress (default).

1: Transfer in progress.

1Power Mode Control. When the logical device is active in:

0: Low power mode

Serial Port 1 clock disabled. The output signals are set to their default states. The RI input signal can be pro-

grammed to generate an interrupt. Register values are maintained (unlike Active bit in Index 30, which also pre-

vents access to Serial Port 1 registers).

1: Normal power mode

Serial Port 1 clock enabled. Serial Port 1 is functional when the logical device is active (default).

0TRI-STATE Control. When enabled and the device is inactive, the logical device output pins are in TRI-STATE.

0: Disabled (default).

1: Enabled.

3.0 Device Architecture and Configuration (Continued)

Revision 1.2 33 www.nuvoton.com

WPCN381U

3.10 GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORTS CONFIGURATION

3.10.1 General Description

The GPIO functional block includes 11 pins, arranged in three 8-bit ports (ports 0, 1 and 2):

• Port 0 contains five GPIOE pins (i.e., GPIO pins with event detection).

• Port 1 contains one GPIOE pin.

• Port 2 contains four GPIO pins (i.e., GPIO pins without event detection) and one GPO pin.

All I/O pins in ports 0 and 1 have full event detection capability, enabling them to trigger the assertion of IRQ. The pins in port 2 do

not have event detection capability. The runtime registers associated with the three ports are arranged in the GPIO address space

as shown in Table 17. The GPIO base address is 16-byte aligned. Address bits 3-0 are used to indicate the register offset.

Table 17. Runtime Registers in GPIO Address Space

3.10.2 Implementation

The standard GPIO port with event detection capability (such as ports 0 and 1) has four runtime registers. Each pin is asso-

ciated with a GPIO Pin Configuration register that includes seven configuration bits. Port 2 is a non-standard port that does

not support event detection, and therefore differs from the generic model as follows:

• It has two runtime registers for basic functionality: GPDO2 and GPDI2. Event detection registers GPEVEN2 and

GPEVST2 are not available.

• Only bits 4-0 are implemented in the GPIO Pin Configuration register of port 2. Bits 6-4, associated with the event

detection functionality, are reserved.

3.10.3 Logical Device 7 (GPIO) Configuration

Ta b l e 1 8 lists the configuration registers that affect the GPIO. Only the last three registers (F0h - F2h) are described here.

See Sections 3.2.3 and 3.2.4 for a detailed description of the other registers.

Table 18. GPIO Configuration Register

Offset Mnemonic Register Name Port Type

00h GPDO0 GPIO Data Out 0 0 R/W

01h GPDI0 GPIO Data In 0 RO

02h GPEVEN0 GPIO Event Enable 0 R/W

03h GPEVST0 GPIO Event Status 0 R/W1C

04h GPDO1 GPIO Data Out 1 1 R/W

05h GPDI1 GPIO Data In 1 RO

06h GPEVEN1 GPIO Event Enable 1 R/W

07h GPEVST1 GPIO Event Status 1 R/W1C

08h GPDO2 Data Out 2 2 R/W

09h GPDI2 Data In 2 RO

Index Configuration Register or Action Type Reset

30h Activate. See also bit 0 of the SIOCF1 register. R/W 00h

60h Base Address MSB register. R/W 00h

61h Base Address LSB register. Bits 3-0 (for A3-0) are read-only, 0000b. R/W 00h

70h Interrupt Number register. R/W 00h

71h Interrupt Type. Bit 1 is read/write. Other bits are read-only. R/W 03h

74h Report no DMA assignment. RO 04h

75h Report no DMA assignment. RO 04h

F0h GPIO Pin Select register (GPSEL). R/W 00h

F1h GPIO Pin Configuration register (GPCFG). Varies per bit

04h or 44h

1. Depending on port number

F2h GPIO Pin Event Routing register (GPEVR). R/W or RO 01h

3.0 Device Architecture and Configuration (Continued)

www.nuvoton.com 34 Revision 1.2

WPCN381U

Figure 7 shows the organization of these registers.

Figure 7. Organization of GPIO Pin Registers

3.10.4 GPIO Pin Select Register (GPSEL)

This register selects the GPIO pin (port number and bit number) to be configured (i.e., which register is accessed via the

GPIO Pin Configuration register).

Location: Index F0h

Type: R/W

Bit 76543210

Name Reserved PORTSEL Reserved PINSEL

Reset 00000000

Bit Description

7-6 Reserved.

5-4 PORTSEL (Port Select). Selects the GPIO port to be configured:

Bits

54GPIO Port

0 0: Port 0 (default).

01Port 1.

10:Port 2.

1 1: Reserved.

3Reserved.

2-0 PINSEL (Pin Select). Selects the GPIO pin to be configured in the selected port:

000, 001,... 111:Binary value of the pin number, 0, 1,... 7 respectively (default=0).

For example, for GPIO17 (Port 1, pin 7) PINSEL is ‘111’, for GPO21 (Port 2, pin 1) PINSEL is ‘001’;

only values that correspond to implemented GPIO pins are legal.

GPIO Pin

Configuration Register

Pin Select

Port Select

Port 0, Pin 0

GPIO Pin Select Register

GPIO Pin Event

Routing Register

Port 0

Port 2

Pin 0

Pin 7

Port 1, Pin 0

Port 2, Pin 0

Port 0

Pin 0

Pin 7

Port 1

Port 0, Pin 0

Port 1, Pin 0

Configuration Registers

(Index F0h)

(Index F1h)

(Index F2h)

Event Routing

Registers

Port 0, Pin 4

3.0 Device Architecture and Configuration (Continued)

Revision 1.2 35 www.nuvoton.com

WPCN381U

3.10.5 GPIO Pin Configuration Register (GPCFG)

This register reflects, for both read and write, the register currently selected by the GPIO Pin Select register (GPSEL). All

the GPIO Pin registers that are accessed via this register have a common bit structure, as shown below. This register is reset

to 44h for port 0 and port 1, and to 04h for port 2.

Location: Index F1h

Type: Varies per bit

Port 0, pins 0-4; Port 1, pin 7 (with event detection capability):

Port 2, pins 0-4 (without event detection capability):

Bit 76543210

Name Reserved EVDBNC EVPOL EVTYPE LOCKCFP PUPCTL OUTTYPE OUTENA

Reset 01000100

Bit 76543210

Name Reserved LOCKCFP PUPCTL OUTTYPE OUTENA

Reset 00000100

Bit Type Description

7Reserved.

6R/W or

EVDBNC (Event Debounce Enable). (Port 0 and Port 1, pin 7 with event detection capability). Enables

transferring the signal only after a predetermined debounce period.

0: Disabled.

1: Enabled (default).

Reserved. (Port 2 always 0).

5R/W or

EVPOL (Event Polarity). (Port 0 and Port 1, pin 7 with event detection capability). Defines the polarity of

the signal that issues an interrupt from the corresponding GPIO pin (falling/low or rising/high).

0: Falling edge or low level input (default).

1: Rising edge or high level input.

Reserved. (Port 2). Always 0.

4R/W or

EVTYPE (Event Type). (Port 0 and Port 1, pin 7 with event detection capability). Defines the type of the

signal that issues an interrupt from the corresponding GPIO pin (edge or level).

0: Edge input (default).

1: Level input.

Reserved. (Port 2). Always 0.

3R/W1SLOCKCFP (Lock Configuration of Pin). When set to 1, locks the GPIO pin configuration and data (see

also Section 5.4 on page 42) by disabling writing to itself, to GPCFG register bits PUPCTL, OUTTYPE and

OUTENA, and to the corresponding bit in GPDO register. Once set, this bit can only be cleared by reset.

0: R/W bits are enabled for write (default).

1: All bits are RO.

2R/W or

PUPCTL (Pull-Up Control). This bit is used to enable/disable the internal pull-up capability of the

corresponding GPIO pin. It supports open-drain output signals with internal pull-ups and TTL input signals.

0: Disabled.

1: Enabled (default).

1R/W or

RO OUTTYPE (Output Type). Controls the output buffer type (open-drain or push-pull) of the corresponding

GPIO pin.

0: Open-drain (default).

1: Push-pull.

0R/W or

OUTENA (Output Enable). Indicates the GPIO pin output state. It has no effect on the input path.

0: TRI-STATE (default).

1: Output enabled.

3.0 Device Architecture and Configuration (Continued)

www.nuvoton.com 36 Revision 1.2

WPCN381U

3.10.6 GPIO Event Routing Register (GPEVR)

This register enables the routing of the GPIO event to IRQ. It is implemented only for ports 0,1 which have event detection

capability.

Location: Index F2h

Type: R/W

Bit 76543210

Name Reserved EV2IRQ

Reset 00000000

Bit Description

7-1 Reserved.

0EV2IRQ (Event to IRQ Routing). Controls the routing of the event from the selected GPIO pin to IRQ; see

Section 5.3.2 on page 40.

0: Disabled (default).

1: Enabled.

Revision 1.2 37 www.nuvoton.com

WPCN381U

4.0 LPC Bus Interface

4.1 OVERVIEW

The LPC host Interface supports 8-bit I/O Read and Write and 8-bit DMA transactions, as defined in Intel’s LPC Interface

Specification, Revision 1.1.

4.2 LPC TRANSACTIONS

The LPC Interface of the WPCN381U can respond to the following LPC transactions:

• 8-bit I/O read and write cycles

• 8-bit DMA read and write cycles

• DMA request cycles

4.3 CLKRUN FUNCTIONALITY

The WPCN381U supports the CLKRUN signal, which is implemented according to the specification in PCI Mobile Design

Guide, Revision 1.1, December 18, 1998. The WPCN381U supports operation with a stopped clock in ACPI state S0 (when

the system is active but is not being accessed). In the following cases, the WPCN381U drives the CLKRUN signal low to

force the LPC bus clock into operation:

• An IRQ is pending internally, waiting to be sent through the serial IRQ.

• A DMA request is pending internally, waiting to be sent through the serial DMA.

Note: When the CLKRUN signal is not in use, the WPCN381U assumes a valid clock on the LCLK pin.

4.4 LPCPD FUNCTIONALITY

The WPCN381U supports the LPCPD input. This signal is used in case different devices on the LPC are powered by different

sources. The LPCPD signal conforms with Intel’s LPC Interface Specification, Revision 1.1. Note that if the WPCN381U pow-

er supply exists while LPCPD is active, it is not mandatory to reset the WPCN381U when LPCPD is deasserted.

4.5 INTERRUPT SERIALIZER

The Interrupt Serializer translates internal IRQ sources into serial interrupt request data transmitted over the SERIRQ bus.

Figure 8 shows the interrupt serialization mechanism.

Figure 8. Interrupt Serialization Mechanism

The internal IRQ signals are fed into an IRQ Mapping and Polarity Control block, which maps them to their associated IRQ

slots. The IRQs are then fed into the Interrupt Serializer, where they are translated into serial data and transmitted over the

SERIRQ bus.

IRQ Mapping,

Enable and Polarity

Control

Internal

IRQ

Sources

Control

Signals

Interrupt

Serializer

LPC Interface

SERIRQ

IRQ1

IRQ15

www.nuvoton.com 38 Revision 1.2

WPCN381U

5.0 General-Purpose Input/Output (GPIO) Port

This chapter describes one 8-bit port. A device may include a combination of several ports with different implementations.

For the device specific implementation, see Section 3.10 on page 33.

5.1 OVERVIEW

The GPIO port is an 8-bit port, which is based on eight pins. It features:

• Software capability to manipulate and read pin levels

• Controllable system notification based on the pin level or level transition

• Ability to capture and manipulate events and their associated status

• Back-drive protected pins.

GPIO port operation is associated with two sets of registers:

• Pin Configuration registers, mapped in the Device Configuration space. These registers are used to set up the logical

behavior of each pin. There are two 8-bit registers for each GPIO pin.

• Four 8-bit runtime registers: GPIO Data Out (GPDO), GPIO Data In (GPDI), GPIO Event Enable (GPEVEN) and

GPIO Event Status (GPEVST). These registers are mapped in the GPIO device I/O space (which is determined by

the base address registers in the GPIO Device Configuration). They are used to manipulate and/or read the pin val-

ues and to control and handle system notification. Each runtime register corresponds to the 8-pin port, such that bit

n in each one of the four registers is associated with GPIOXn pin, where X is the port number.

Each GPIO pin is associated with configuration bits and the corresponding bit slice of the runtime registers, as shown in

Figure 9.

The functionality of the GPIO port is divided into basic and enhanced functionality. Basic functionality, described in

Section 5.2, includes the manipulation and reading of the GPIO pins. Enhanced functionality, described in Section 5.3, in-

cludes event detection and system notification.

Figure 9. GPIO Port Architecture

GPIO Pin

Select (GPSEL)

Configuration (GPCFG)

GPDOX

GPDIX

GPEVENX

GPEVSTX

Runtime

Registers

GPIOX Base Address

Event

Bit n

Port and Pin

8 GPCFG

Registers

GPIOXn

GPIOXn CNFG

Interrupt

GPIOXn

Port Logic

X = port number

n = pin number, 0 to 7

Pending

Indicator Request

GPIO Pin Event

Routing (GPEVR)

8 GPEVR

Registers

GPIOXn ROUTE

Select

Event

Routing

Control

5.0 General-Purpose Input/Output (GPIO) Port (Continued)

Revision 1.2 39 www.nuvoton.com

WPCN381U

5.2 BASIC FUNCTIONALITY

The basic functionality of each GPIO pin is based on four configuration bits and a bit slice of runtime registers GPDO and

GPDI. The configuration and operation of a single GPIOXn pin (pin n in port X) is shown in Figure 10.

Figure 10. GPIO Basic Functionality

5.2.1 Configuration Options

The GPCFG register controls the following basic configuration options:

• Port Direction - Controlled by the Output Enable bit (bit 0).

• Output Type - Push-pull vs. open-drain. It is controlled by Output Buffer Type (bit 1) by enabling/disabling the pull-up

portion of the output buffer.

• Weak Static Pull-Up - May be added to any type of port (input, open-drain or push-pull). It is controlled by Pull-Up

Control (bit 2).

• Pin Lock - GPIO pin may be locked to prevent any changes in the output value and/or the output characteristics. The

lock is controlled by Lock (bit 3). It disables writes to the GPDO register bits and to bits 0-3 of the GPCFG register

(Including the Lock bit itself). Once locked, it can be released by reset only.

5.2.2 Operation

The value that is written to the GPDO register is driven to the pin if the output is enabled. Reading from the GPDO register

returns its contents, regardless of the pin value or the port configuration. The GPDI register is a read-only register. Reading

from the GPDI register returns the pin value, regardless of what is driving it (the port itself, configured as an output port, or

the external device when the port is configured as an input port). Writing to this register is ignored.

Activation of the GPIO port is controlled by an external device-specific configuration bit (or a combination of bits). When the

port is inactive, access to GPDI and GPDO registers is disabled. However, there is no change in either the port configuration

or the GPDO value; there is thus no effect on the outputs of the pins.

GPIO Device

Data Out

Data In

Enable

Output

Enable

Output

Internal

Bus

Lock Ty p e

Static

Pull-Up

Enable

GPIO Pin Configuration (GPCFG) Register

Push-Pull =1

Pull-Up

Control

Read Only

Read/Write

Bit 3 Bit 2 Bit 1 Bit 0

5.0 General-Purpose Input/Output (GPIO) Port (Continued)

www.nuvoton.com 40 Revision 1.2

WPCN381U

5.3 EVENT HANDLING AND SYSTEM NOTIFICATION

The enhanced GPIO port supports system notification based on event detection. This functionality is based on six configu-

ration bits and a bit slice of runtime registers GPEVEN and GPEVST. The configuration and operation of the event detection

capability is shown in Figure 11. System notification is shown in Figure 12.

Figure 11. Event Detection

5.3.1 Event Configuration

Each pin in the GPIO port is a potential input event source. The event detection can trigger a system notification on predeter-

mined behavior of the source pin. The GPCFG register determines the event detection trigger type for the system notification.

Event Type and Polarity

Two trigger types of event detection are supported: edge and level. An edge event can be detected on a source pin transition

either from high to low or low to high. A level event may be detected when the source pin is at active level. The trigger type

is determined by Event Type (bit 4 of the GPCFG register). The direction of the transition (for edge) or the polarity of the

active level (for level) is determined by Event Polarity (bit 5 of the GPCFG register).

Active edge refers to a change in a GPIO pin level that matches the Event Polarity bit (1 for rising edge and 0 for falling

edge). Active level refers to the GPIO pin level that matches the Event Polarity bit (1 for high level and 0 for low level). The

corresponding bit in GPEVST register is set by hardware whenever an active edge or an active level is detected, regardless

of the GPEVEN register setting. Writing 1 to the Status bit clears it to 0. Writing 0 is ignored.

Event Debounce Enable

The input signal can be debounced for at least 16 msec before entering the Rising Edge detector. The signal state is trans-

ferred to the detector only after a debouncing period during which the signal has no transitions, to ensure that the signal is

stable. The debouncer adds 16 msec delay to both assertion and deassertion of the event pending indicator. Therefore,

when working with a level event and system notification by IRQ, it is recommended to disable the debounce if the delay in

the IRQ deassertion is not acceptable. The debounce is controlled by Event Debounce Enable (bit 6 of the GPCFG register).

5.3.2 System Notification

System notification on GPIO-triggered events is done by asserting an Interrupt Request (via the device’s Bus Interface).

The system notification for each GPIO pin is controlled by the corresponding bits in the GPEVEN and GPEVR registers.

System notification by a GPIO pin is enabled if the corresponding bit of the GPEVEN register is set to 1. The event routing

mechanism is shown in Figure 12.

Event

Enable

Event Polarity

Input

Debouncer

Event

Internal

Bus

Level =1

Write 1 to Clear

Status

Rising Edge or

Rising

Edge

Detector

High Level =1

GPIO Pin Configuration Register

Event Type

Event

Debounce

Enable

R/W

Bit 6 Bit 5 Bit 4

Indication

Pending

(GPCFG)

Reset

Set Read

GPIO

5.0 General-Purpose Input/Output (GPIO) Port (Continued)

Revision 1.2 41 www.nuvoton.com

WPCN381U

Figure 12. GPIO Event Routing Mechanism

The GPEVST register reflects the event source pending status.

Active edge refers to a change in a GPIO pin level that matches the Event Polarity bit (1 for rising edge and 0 for falling

edge). Active level refers to the GPIO pin level that matches the Event Polarity bit (1 for high level and 0 for low level). The

corresponding bit of the GPEVST register is set by hardware whenever an active edge is detected, regardless of any other

bit settings. Writing 1 to the Status bit clears it to 0. Writing 0 is ignored.

A GPIO pin is in event pending state if the corresponding bit of the GPEVEN register is set and one of the following is true:

• The Event Type is level and the pin is at active level.

• The Event Type is edge and the corresponding bit of the GPEVST register is set.

The target means of system notification is asserted if at least one GPIO pin is in event pending state.

The selection of the target means of system notification is determined by the GPEVR register. If IRQ is selected as one of

the means for the system notification, the specific IRQ line is determined by the IRQ selection procedure of the device con-

figuration. The assertion of any means of system notification is blocked when the GPIO functional block is deactivated.

System event notification functionality is provided even when the GPIO pin is enabled as output.

A pending edge event may be cleared by clearing the corresponding GPEVST bit. However, a level event source must not

be released by software (except for disabling the source) as long as the pin is at active level. When a level event is used, it

is recommended to disable the input debouncer.

On de-activation of the GPIO port, the GPEVST register is cleared and access to both the GPEVST and GPEVEN registers

is disabled. The target IRQ line is detached from the GPIO and deasserted.

Before enabling any system notification, it is recommended to first set the desired event configuration and then verify that

the status registers are cleared.

GPIO Event Pending Indication

IRQ

Event

Routing

Logic

Enable

IRQ Event Routing Register

Bit 0

(GPEVR)

Routed Events

from other GPIO Pins

Routing

GPIO Pin

GPIO Event to

5.0 General-Purpose Input/Output (GPIO) Port (Continued)
www.nuvoton.com 42 Revision 1.2  
WPCN381U
5.4 GPIO PORT REGISTERS
The register maps in this chapter use the following abbreviations for Type:
• R/W = Read/Write.
• R = Read from a specific address returns the value of a specific register. Write to the same address is to a 
different register.
•W = Write.
• RO  = Read Only.
• R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.
5.4.1 GPIO Pin Configuration Registers Structure
For each GPIO Port, there is a group of eight identical sets of configuration registers. Each set is associated with one GPIO
pin. The entire group is mapped to the PnP configuration space. The mapping scheme is based on the GPSEL register (see
Section 3.10.4 on page 34), which functions as an index register for the pin, and the selected GPCFG and GPEVR registers,
which reflect the configuration of the currently selected pin (see Ta b l e 1 9 ).  
5.4.2 GPIO Port Runtime Register Map 
5.4.3 GPIO Data Out Register (GPDO)
Location: Device specific
Type: R/W 
    
Table 19. GPIO Configuration Registers
Index Configuration Register or Action Type Reset
F0h GPIO Pin Select register (GPSEL) R/W 00h
F1h GPIO Pin Configuration register 1 (GPCFG) Varies per bit 04h or 44h1
1. Depending on port number.
F2h GPIO Pin Event Routing register (GPEVR) R/W or RO 01h
Offset Mnemonic Register Name Type Section
Device specific1
1. The location of this register is defined in Section 3.10.1 on page 33.
GPDO GPIO Data Out  R/W 5.4.3
Device specific1GPDI GPIO Data In  RO 5.4.4
Device specific1GPEVEN GPIO Event Enable  R/W 5.4.5
Device specific1GPEVST GPIO Event Status  R/W1C 5.4.6
Bit 76543210
Name DATAOUT
Reset  11111111
Bit Description
7-0 DATAOUT (Data Out). Bits 7-0 correspond to pins 7-0 of the specific Port. The value of each bit determines the 
value driven on the corresponding GPIO pin when its output buffer is enabled. Writing to the bit latches the 
written data, unless the bit is locked by the GPCFG register Lock bit. Reading the bit returns its value regardless 
of the pin value and configuration.
0: Corresponding pin driven to low.
1: Corresponding pin driven or released (according to buffer type selection) to high (default).

5.0 General-Purpose Input/Output (GPIO) Port (Continued)

Revision 1.2 43 www.nuvoton.com

WPCN381U

5.4.4 GPIO Data In Register (GPDI)

Location: Device specific

Type: RO

5.4.5 GPIO Event Enable Register (GPEVEN)

Location: Device specific

Type: R/W

5.4.6 GPIO Event Status Register (GPEVST)

Location: Device specific

Type: R/W1C

Bit 76543210

Name DATAIN

Reset XXXXXXXX

Bit Description

7-0 DATAIN (Data In). Bits 7-0 correspond to pins 7-0 of the specific Port. Reading each bit returns the value of the

corresponding GPIO pin. Pin configuration and the GPDO register value may influence the pin value. Writes are

ignored.

0: Corresponding pin level low.

1: Corresponding pin level high.

Bit 76543210

Name EVTENA

Reset 00000000

Bit Description

7-0 EVTENA (Event Enable). Bits 7-0 correspond to pins 7-0 of the specific Port. Each bit enables system

notification by the corresponding GPIO pin. The bit has no effect on the corresponding Status bit in GPEVST

0: Event pending by corresponding GPIO pin masked.

1: Event pending by corresponding GPIO pin enabled.

Bit 76543210

Name EVTSTAT

Reset 00000000

Bit Description

7−0EVTSTAT (Event Status). Bits 7-0 correspond to pins 7-0 of the specific Port. The setting of each bit is

independent of the Event Enable bit in GPEVEN register. An active event sets the Status bit, which may be

cleared only by software writing 1 to the bit.

0: No active edge or level detected since last cleared.

1: Active edge or level detected.

www.nuvoton.com 44 Revision 1.2

WPCN381U

6.0 Legacy Functional Blocks

This chapter briefly describes the following blocks, which provide legacy device functions:

• Serial Port 1 (SP1)

• Fast Infrared and Serial Port 2 (FIR and SP2)

The description of each Legacy block includes the sections listed below. For details on the general implementation of each

legacy block, see the SuperI/O Legacy Functional Blocks Datasheet.

• General Description

• Register Map table(s)

• Bitmap table(s)

The register maps in this chapter use the following abbreviations for Type:

• R/W = Read/Write.

• R = Read from a specific address returns the value of a specific register. Write to the same address is to a

different register.

•W = Write.

• RO = Read Only.

• R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.

6.1 SERIAL PORT 1 (SP1)

6.1.1 General Description

The Serial Port functional block supports serial data communication with a remote peripheral device or modem using a wired

interface. The Serial Port can function in one of three modes:

• 16450-Compatible mode (Standard 16450)

• 16550-Compatible mode (Standard 16550)

• Extended mode

Extended mode provides advanced functionality for the UART.

The Serial Port provides receive and transmit channels that can operate concurrently in full-duplex mode. It performs all func-

tions required to conduct parallel data interchange with the system and composite serial data exchange with the external

data channel, including:

• Format conversion between the internal parallel data format and the external programmable composite serial format

• Serial data timing generation and recognition

• Parallel data interchange with the system using a choice of bidirectional data transfer mechanisms

• Status monitoring for all phases of communication activity

• Complete MODEM-control capability.

Existing 16550-based legacy software is completely and transparently supported. Module organization and specific fallback

mechanisms switch the module to 16550-Compatible mode on reset or when initialized by 16550 software.

6.1.2 Register Bank Overview

Four register banks, each containing eight registers, control Serial Port operation. All registers use the same 8-byte address

space to indicate offsets 00h through 07h. The active bank must be selected by the software.

The register bank organization enables access to the banks as required for activation of all module modes, while maintaining

transparent compatibility with 16450 or 16550 software.

The Bank Selection register (BSR) selects the active bank and is common to all banks as shown in Figure 13. Therefore,

each bank defines seven new registers.

The default bank selection after system reset is 0.

6.0 Legacy Functional Blocks (Continued)

Revision 1.2 45 www.nuvoton.com

WPCN381U

Figure 13. Register Bank Architecture

6.1.3 SP1 Register Maps

Table 20. Bank 0 Register Map

Offset Mnemonic Register Name Type

00h RXD Receiver Data RO

TXD Transmitter Data W

01h IER Interrupt Enable R/W

02h EIR Event Identification R

FCR FIFO Control W

03h LCR Link Control W

BSR Bank Select R/W

04h MCR Modem / Mode Control R/W

05h LSR Link Status R/W

06h MSR Modem Status R

07h SPR Scratch Pad R/W

ASCR Auxiliary Status and Control RO

BANK 0

BANK 1

BANK 2

BANK 3

Offset 07h

Offset 06h

Offset 05h

Offset 04h

LCR/BSR

Offset 02h

Offset 01h

Offset 00h

Common

Throughout

All Banks

16550 Banks

6.0 Legacy Functional Blocks (Continued)

www.nuvoton.com 46 Revision 1.2

WPCN381U

Table 21. Bank 1 Register Map

Offset Mnemonic Register Name Type

00h LBGD(L) Legacy Baud Generator Divisor (Low Byte) R/W

01h LBGD(H) Legacy Baud Generator Divisor (High Byte) R/W

02h Reserved

03h LCR/BSR Link Control / Bank Select R/W

04h-07h Reserved

Table 22. Bank 2 Register Map

Offset Mnemonic Register Name Type

00h BGD(L) Baud Generator Divisor (Low Byte) R/W

01h BGD(H) Baud Generator Divisor (High Byte) R/W

02h EXCR1 Extended Control 1 R/W

03h BSR Bank Select R/W

04h EXCR2 Extended Control 2 R/W

05h Reserved

06h TXFLV TX_FIFO Level RO

07h RXFLV RX_FIFO Level RO

Table 23. Bank 3 Register Map

Offset Mnemonic Register Name Type

00h MRID Module Identification and Revision ID RO

01h SH_LCR Shadow of LCR RO

02h SH_FCR Shadow of FIFO Control RO

03h BSR Bank Select R/W

04h-07h Reserved

6.0 Legacy Functional Blocks (Continued)

Revision 1.2 47 www.nuvoton.com

WPCN381U

6.1.4 SP1 Bitmap Summary

Table 24. Bank 0 Bitmap

OffsetMnemonic76543210

00h RXD RXD7-0

00h TXD TXD7-0

01h IER1

1. Non-Extended mode.

Reserved MS_IE LS_IE TXLDL_IE RXHDL_IE

IER2

2. Extended mode.

Reserved TXEMP_IE Reserved MS_IE LS_IE TXLDL_IE RXHDL_IE

02h EIR1FEN1-0 Reserved RXFT IPR1-0 IPF

EIR2Reserved TXEMP_EV Reserved MS_EV LS_EV TXLDL_EV RXHDL_EV

FCR1RXFTH1-0 Reserved TXSR RXSR FIFO_EN

FCR2RXFTH1-0 TXFTH1-0 Reserved TXSR RXSR FIFO_EN

03h LCR BKSE SBRK STKP EPS PEN STB WLS1-0

BSR BKSE BSR6-0

04h MCR1Reserved LOOP ISEN/

DCDLP

RILP RTS DTR

MCR2Reserved TX_DFR Reserved RTS DTR

05h LSR ER_INF TXEMP TXRDY BRK FE PE OE RXDA

06h MSR DCD RI DSR CTS DDCD TERI DDSR DCTS

07h SPR1Scratch Data

ASCR2Reserved RXF_TOUT

Table 25. Bank 1 Bitmap

OffsetMnemonic76543210

00h LBGD(L) LBGD7-0

01h LBGD(H) LBGD15-8

02h Reserved

03h LCR BKSE SBRK STKP EPS PEN STB WLS1-0

BSR BKSE BSR6-0

04h-07h Reserved

6.0 Legacy Functional Blocks (Continued)

www.nuvoton.com 48 Revision 1.2

WPCN381U

Table 26. Bank 2 Bitmap

OffsetMnemonic76543210

00h BGD(L) BGD7-0

01h BGD(H) BGD15-8

02h EXCR1 BTEST Reserved ETDLBK LOOP Reserved EXT_SL

03h BSR BKSE BSR6-0

04h EXCR2 LOCK Reserved PRESL1-0 Reserved

05h Reserved

06h TXFLV Reserved TFL4-0

07h RXFLV Reserved RFL4-0

Table 27. Bank 3 Bitmap

OffsetMnemonic76543210

00h MRID MID3-0 RID3-0

01h SH_LCR BKSE SBRK STKP EPS PEN STB WLS1-0

02h SH_FCR RXFTH1-0 TXFTH1-0 Reserved TXSR RXSR FIFO_EN

03h BSR BKSE BSR6-0

04-07h Reserved

6.0 Legacy Functional Blocks (Continued)

Revision 1.2 49 www.nuvoton.com

WPCN381U

6.2 FAST INFRARED AND SERIAL PORT 2 (FIR AND SP2)

6.2.1 General Description

This functional block provides advanced, versatile serial communications features with IR capabilities. It supports the follow-

ing modes of operation: UART, Sharp-IR, IrDA 1.0 SIR (hereafter SIR), Consumer Electronic IR (also called TV Remote or

Consumer remote control, hereafter CEIR) and IrDA 1.1 MIR, and FIR. In UART mode, the Serial Port can function in 16450-

Compatible mode, 16550-Compatible mode, or Extended mode. This chapter describes general implementation of the En-

hanced Serial Port with Fast IR. For device specific implementation, see Device Architecture and Configuration in the

datasheet of the relevant device.

Note: Since Serial Port 2 and FIR use the same hardware, only one of them can be used at a time.

Existing 16550-based legacy software is completely and transparently supported. Organization and specific fallback mech-

anisms switch the Serial Port to 16550-Compatible mode on reset or when initialized by 16550 software.

This module has two DMA channels; the device can use either one or both of them. One channel is required for IR-based

applications, since IR communication works in half-duplex fashion. Two channels would normally be needed to handle high-

speed, full-duplex, UART-based applications.

6.2.2 Register Bank Overview

Eight register banks, each containing eight registers, control the module operation. All registers use the same 8-byte address

space to indicate offsets 00h-07h. The active bank must be selected by the software.

The register bank organization enables access to the banks as required for activation of all module modes, while maintaining

transparent compatibility with 16450 or 16550 software.

The Bank Selection register (BSR) selects the active bank and is common to all banks; see Figure 14. Therefore, each bank

defines seven new registers.

The default bank selection after system reset is 0.

Figure 14. FIR and SP2 Register Bank Architecture

Ta b l e 2 8 shows the main functions of the registers in each bank. Banks 0-3 control both UART and IR modes of operation;

banks 4-7 control and configure the IR modes only.

BANK 0

BANK 1

BANK 2

BANK 3

BANK 4

BANK 5

BANK 6

BANK 7

Offset 07h

Offset 06h

Offset 05h

Offset 04h

LCR / BSR

Offset 02h

Offset 01h

Offset 00h

Common

Throughout

All Banks

IR Special Banks

(Banks 4-7)

6.0 Legacy Functional Blocks (Continued)

www.nuvoton.com 50 Revision 1.2

WPCN381U

Table 28. Register Bank Summary

6.2.3 FIR and SP2 Register Map

Bank UART Mode IR Mode Main Functions

0✓✓Global Control and Status

1✓✓Legacy Bank

2✓✓Alternative Baud Generator Divisor, Extended Control and Status

3✓✓Module Revision ID and Shadow registers

4✓IR mode setup

5✓IR Control and Status FIFO

6✓IR Physical Layer Configuration

7✓CEIR and Optical Transceiver Configuration

Table 29. Bank 0 Register Map

Offset Mnemonic Register Name Type

00h RXD Receiver Data RO

TXD Transmitter Data W

01h IER Interrupt Enable R/W

02h EIR Event Identification R

FCR FIFO Control W

03h LCR Link Control W

BSR Bank Select R/W

04h MCR Modem / Mode Control R/W

05h LSR Link Status R/W

06h MSR Modem Status R

07h SPR Scratch Pad R/W

ASCR Auxiliary Status and Control Varies per bit

Table 30. Bank 1 Register Map

Offset Mnemonic Register Name Type

00h LBGD(L) Legacy Baud Generator Divisor (Low Byte) R/W

01h LBGD(H) Legacy Baud Generator Divisor (High Byte) R/W

02h Reserved

03h LCR/BSR Link Control / Bank Select R/W

04h - 07h Reserved

6.0 Legacy Functional Blocks (Continued)

Revision 1.2 51 www.nuvoton.com

WPCN381U

Table 31. Bank 2 Register Map

Offset Mnemonic Register Name Type

00h BGD(L) Baud Generator Divisor (Low Byte) R/W

01h BGD(H) Baud Generator Divisor (High Byte) R/W

02h EXCR1 Extended Control1 R/W

03h BSR Bank Select R/W

04h EXCR2 Extended Control 2 R/W

05h Reserved

06h TXFLV TX_FIFO Level RO

07h RXFLV RX_FIFO Level RO

Table 32. Bank 3 Register Map

Offset Mnemonic Register Name Type

00h MRID Module Identification and Revision ID RO

01h SH_LCR Shadow of LCR RO

02h SH_FCR Shadow of FIFO Control RO

03h BSR Bank Select R/W

04h-07h Reserved

Table 33. Bank 4 Register Map

Offset Mnemonic Register Name Type

00h TMR(L) Timer (Low Byte) R/W

01h TMR(H) Timer (High Byte) R/W

02h IRCR1 IR Control 1 R/W

03h BSR Bank Select R/W

04h TFRL(L)/

TFRCC(L)

Transmitter Frame Length (Low Byte) /

Transmitter Frame Current Count (Low Byte)

R/W

05h TFRL(H)/

TFRCC(H)

Transmitter Frame Length (High Byte) /

Transmitter Frame Current Count (High Byte)

R/W

06h RFRML(L)/

RFRCC(L)

Receiver Frame Maximum Length (Low Byte) /

Receiver Frame Current Count (Low Byte)

R/W

07h RFRML(H)/

RFRCC(H)

Receiver Frame Maximum Length (High Byte) /

Receiver Frame Current Count (High Byte)

R/W

6.0 Legacy Functional Blocks (Continued)

www.nuvoton.com 52 Revision 1.2

WPCN381U

Table 34. Bank 5 Register Map

Offset Mnemonic Register Name Type

00h SPR2 Scratch Pad 2 R/W

01h SPR3 Scratch Pad 3 R/W

02h Reserved

03h BSR Bank Select R/W

04h IRCR2 IR Control 2 R/W

05h FRM_ST Frame Status RO

06h RFRL(L)/LSTFRC Received Frame Length (Low Byte) / Lost Frame Count RO

07h RFRL(H) Received Frame Length (High Byte) RO

Table 35. Bank 6 Register Map

Offset Mnemonic Register Name Type

00h IRCR3 IR Control 3 R/W

01h MIR_PW MIR Pulse Width Control R/W

02h SIR_PW SIR Pulse Width Control R/W

03h BSR Bank Select R/W

04h BFPL Beginning Flags / Preamble Length R/W

05h-07h Reserved

Table 36. Bank 7 Register Map

Offset Mnemonic Register Name Type

00h IRRXDC IR Receiver Demodulator Control R/W

01h IRTXMC IR Transmitter Modulator Control R/W

02h RCCFG CEIR Configuration R/W

03h BSR Bank Select R/W

04h IRCFG1 IR Interface Configuration 1 Varies per bit

05h Reserved

06h Reserved

07h IRCFG4 IR Interface Configuration 4 R/W

6.0 Legacy Functional Blocks (Continued)

Revision 1.2 53 www.nuvoton.com

WPCN381U

6.2.4 FIR and SP2 Bitmap Summary

Table 37. Bank 0 Bitmap

Offset Mnemonic 7 6 5 4 3 2 1 0

00h RXD RXD7-0

00h TXD TXD7-0

01h IER1

1. Non-Extended mode

Reserved MS_IE LS_IE TXLDL_IE RXHDL_IE

IER2

2. Extended mode

TMR_IE SFIF_IE TXEMP_IE DMA_IE MS_IE LS_IE/

TXHLT_IE

TXLDL_IE RXHDL_IE

02h EIR1FEN1-0 Reserved RXFT IPR1-0 IPF

EIR2TMR_EV SFIF_EV TXEMP_EV DMA_EV MS_EV LS_EV/

TXHLT_EV

TXLDL_EV RXHDL_EV

FCR1RXFTH1-0 Reserved TXSR RXSR FIFO_EN

FCR2RXFTH1-0 TXFTH1-0 Reserved TXSR RXSR FIFO_EN

03h LCR BKSE SBRK STKP EPS PEN STB WLS1-0

BSR BKSE BSR6-0

04h MCR1Reserved LOOP ISEN/

DCDLP

RILP RTS DTR

MCR2MDSL2-0 IR_PLS TX_DFR DMA_EN RTS DTR

05h LSR ER_INF/

FR_END

TXEMP TXRDY BRK/

MAX_LEN

FE/

PHY_ERR

PE/

BAD_CRC

OE RXDA

06h MSR DCD RI DSR CTS DDCD TERI DDSR DCTS

07h SPR1Scratch Data

ASCR2 CTE TXUR RXACT/

RXBSY

RXWDG/

LOST_FR

TXHFE S_EOT FEND_INF RXF_TOUT

Table 38. Bank 1 Bitmap

OffsetMnemonic76543210

00h LBGD(L) LBGD7-0

01h LBGD(H) LBGD15-8

02h Reserved

03h LCR BKSE SBRK STKP EPS PEN STB WLS1-0

BSR BKSE BSR6-0

04-07h Reserved

6.0 Legacy Functional Blocks (Continued)

www.nuvoton.com 54 Revision 1.2

WPCN381U

Table 39. Bank 2 Bitmap

OffsetMnemonic76543210

00h BGD(L) BGD7-0

01h BGD(H) BGD15-8

02h EXCR1 BTEST Reserved ETDLBK LOOP DMASWP DMATH DMANF EXT_SL

03h BSR BKSE BSR6-0

04h EXCR2 LOCK Reserved PRESL1-0 RF_SIZ1-0 TF_SIZ1-0

05h Reserved

06h TXFLV Reserved TFL5-0

07h RXFLV Reserved RFL5-0

Table 40. Bank 3 Bitmap

OffsetMnemonic76543210

00h MRID MID3-0 RID3-0

01h SH_LCR BKSE SBRK STKP EPS PEN STB WLS1-0

02h SH_FCR RXFTH1-0 TXFTH1-0 Reserved TXSR RXSR FIFO_EN

03h BSR BKSE BSR6-0

04h-07h Reserved

Table 41. Bank 4 Bitmap

OffsetMnemonic76543210

00h TMR(L) TMR7-0

01h TMR(H) Reserved TMR11-8

02h IRCR1 Reserved IR_SL1-0 CTEST TMR_EN

03h BSR BKSE BSR6-0

04h TFRL(L)/

TFRCC(L)

TFRL7-0 /TFRCC7-0

05h TFRL(H)/

TFRCC(H)

Reserved TFRL12-8 / TFRCC12-8

06h RFRML(L)/

RFRCC(L)

RFRML7-0 / RFRCC7-0

07h RFRML(H)/

RFRCC(H)

Reserved RFRML12-8 / RFRCC12-8

6.0 Legacy Functional Blocks (Continued)

Revision 1.2 55 www.nuvoton.com

WPCN381U

Table 42. Bank 5 Bitmap

OffsetMnemonic76543210

00h SPR2 Scratch Pad 2

01h SPR3 Scratch Pad 3

02h Reserved

03h BSR BKSE BSR6-0

04h IRCR2 Reserved SFTSL FEND_MD AUX_IRRX TX_MS MDRS IRMSSL IR_FDPLX

05h FRM_ST VLD LOST_FR Reserved MAX_LEN PHY_ERR BAD_CRC OVR1 OVR2

06h RFRL(L)/

LSTFRC

RFRL7-0 / LSTFRC7-0

07h RFRL(H) Reserved RFRL12-8

Table 43. Bank 6 Bitmap

Offset Mnemonic 7 6 5 4 3 2 1 0

00h IRCR3 SHDM_DS SHDM_DS FIR_CRC MIR_CRC Reserved TXCRC_INV TXCRC_DS Reserved

01h MIR_PW Reserved MPW3-0

02h SIR_PW Reserved SPW3-0

03h BSR BKSE BSR6-0

04h BFPL MBF7-4 FPL3-0

05h-07h Reserved

Table 44. Bank 7 Bitmap

OffsetMnemonic76543210

00h IRRXDC DBW2-0 DFR4-0

01h IRTXMC MCPW2-0 MCFR4-0

02h RCCFG R_LEN T_OV RXHSC RCDM_DS Reserved TXHSC RC_MMD1-0

03h BSR BKSE BSR6-0

04h IRCFG1 STRV_MS Reserved SIRTX IRRX1

Level

IRID3 IRIC2-0

05h Reserved

06h Reserved

07h IRCFG4 Reserved IRRX_MD IRSL0_DS RXINV IRSL21_DS Reserved

www.nuvoton.com 56 Revision 1.2

WPCN381U

7.0 Device Characteristics

7.1 GENERAL DC ELECTRICAL CHARACTERISTICS

7.1.1 Recommended Operating Conditions

7.1.2 Absolute Maximum Ratings

Absolute maximum ratings are values beyond which damage to the device may occur. Unless otherwise specified, all volt-

ages are relative to ground.

7.1.3 Capacitance

7.1.4 Power Consumption under Recommended Operating Conditions

Symbol Parameter Min Typ Max Unit

VDD Supply Voltage 3.0 3.3 3.6 V

TAOperating Temperature 0 +70 °C

Symbol Parameter Conditions Min Max Unit

VDD Supply Voltage −0.5 +4.1 V

VIInput Voltage LPC1 signals, and also the signals mul-

tiplexed with them

1. LCLK, LAD3-0, LFRAME, LRESET, SERIRQ, LPCPD, LDRQ, CLKRUN.

−0.5 VDD + 0.5 V

All other pins −0.5 5.5 V

VOOutput Voltage LPC1 signals, and also the signals mul-

tiplexed with them

−0.5 VDD + 0.5 V

All other pins −0.5 5.5 V

TSTG Storage Temperature −65 +150 °C

PDPower Dissipation 500 mW

TLLead Temperature Soldering (10 s) +260 °C

ESD Tolerance CZAP = 100 pF RZAP = 1.5 KΩ2

2. Value based on test complying with RAI-5-048-RA human body model ESD testing.

2000 V

Symbol Parameter Min2Typ1

1. TA = 25°C, f = 1 MHz.

Max2

2. Not tested; guaranteed by design.

Unit

CLCLK LCLK Pin Capacitance 5 8 12 pF

CPIN Other Pins Capacitance 8 10 pF

Symbol Parameter Conditions Typ Max Unit

IDD VDD Average Main Supply Current VIL = 0.5 V, VIH = 2.4 V

No Load

810mA

IDDLP VDD Quiescent Main Supply Current in Low

Power Mode

VIL = VSS, VIH = VDD

No Load

1.5 2 mA

7.0 Device Characteristics (Continued)
 Revision 1.2 57 www.nuvoton.com
WPCN381U
7.1.5 Voltage Thresholds
7.2 DC CHARACTERISTICS OF PINS, BY I/O BUFFER TYPES
The following tables summarize the DC characteristics of all device pins described in the Chapter 1.2 on page 9. The char-
acteristics describe the general I/O buffer types defined in Table 1 on page 9. For exceptions, refer to Section 7.2.8 on
page 59. The DC characteristics of the system interface meet the PCI2.2 3.3V DC signaling.
7.2.1 Input, PCI 3.3V
Symbol: INPCI 
7.2.2 Input, TTL Compatible
Symbol: INT
Symbol  Parameter1
1. All parameters specified for 0°C ≤ TA ≤ 70°C. 
Min2
2. Not tested; guaranteed by characterization.
Typ Max2Unit
VDDON VDD Detected as Power-on 2.2 2.6 2.9 V
VDDOFF VDD Detected as Power-off 2.1 2.5 2.8 V
Symbol Parameter Conditions Min Max Unit
VIH Input High Voltage 0.5VDD VDD + 0.51
1. Not tested; guaranteed by design.
V
VIL Input Low Voltage −0.510.3VDD V
lILK2
2. For additional conditions, see Section 7.2.8 on page 59. 
Input Leakage Current VDD = 3.0V - 3.6V and 0 < VPIN < VDD ±1µA
Symbol Parameter Conditions Min Max Unit
VIH Input High Voltage 2.0 5.51
1. Not tested; guaranteed by design.
V
VIL Input Low Voltage −0.510.8 V
IILK2
2. For additional conditions, see Section 7.2.8 on page 59. 
Input Leakage Current VDD = 3.0V - 3.6V and 0 < VPIN < VDD ±1µA
VDD = 3.0V - 3.6V and VDD < VPIN < 5.5V3
3. Only if all the buffers of the specific pin are back-drive protected and 5V tolerant.
±1µA

7.0 Device Characteristics (Continued)

www.nuvoton.com 58 Revision 1.2

WPCN381U

7.2.3 Input, TTL Compatible with Schmitt Trigger

Symbol: INTS

7.2.4 Output, PCI 3.3V

Symbol: OPCI

7.2.5 Output, Push-Pull Buffer

Symbol: Op/n

Output, push-pull buffer that is capable of sourcing p mA and sinking n mA.

7.2.6 Output, Open-Drain Buffer

Symbol: ODn

Output, Open-Drain output buffer, capable of sinking n mA. Output from these signals is open-drain and cannot be forced high

Symbol Parameter Conditions Min Max Unit

VIH Input High Voltage 2.0 5.51

1. Not tested; guaranteed by design.

VIL Input Low Voltage −0.5 10.8 V

VHInput Hysteresis 2502

2. Not tested; guaranteed by characterization.

IILK3

3. For additional conditions, see Section 7.2.8 on page 59.

Input Leakage Current VDD = 3.0V - 3.6V and 0 < VPIN < VDD ±1µA

VDD = 3.0V - 3.6V and VDD < VPIN < 5.5V4

4. Only if all the buffers of the specific pin are back-drive protected and 5V tolerant.

±1µA

Symbol Parameter Conditions Min Max Unit

VOH Output High Voltage lout = −500 µA0.9V

DD V

VOL Output Low Voltage lout =1500 µA0.1 V

DD V

lOLK1

1. For additional conditions, see Section 7.2.8 on page 59.

Output Leakage Current VDD = 3.0V - 3.6V and 0 < VPIN < VDD ±1µA

Symbol Parameter Conditions Min Max Unit

VOH Output High Voltage IOH = −p mA 2.4 V

VOL Output Low Voltage IOL = n mA 0.4 V

IOLK1

1. For additional conditions, see Section 7.2.8 on page 59.

Output Leakage Current VDD = 3.0V - 3.6V and 0 < VPIN < VDD ±1µA

VDD = 3.0V - 3.6V and VDD < VPIN < 5.5V2

2. Only if all the buffers of the specific pin are back-drive protected and 5V tolerant.

±1µA

Symbol Parameter Conditions Min Max Unit

VOL Output Low Voltage IOL = n mA 0.4 V

IOLK1

1. For additional conditions, see Section 7.2.8 on page 59.

Output Leakage Current VDD = 3.0V - 3.6V and 0 < VPIN < VDD ±1µA

VDD = 3.0V - 3.6V and VDD < VPIN < 5.5V2

2. Only if all the buffers of the specific pin are back-drive protected and 5V tolerant.

±1µA

7.0 Device Characteristics (Continued)

Revision 1.2 59 www.nuvoton.com

WPCN381U

7.2.7 Leakage Current

7.2.8 Exceptions

1. All pins are 5V tolerant except for the pins with PCI (INPCI, OPCI) buffer types.

2. All pins are back-drive protected, except for the pins with PCI (INPCI, OPCI) buffer types.

3. IILK and IOLK are measured in the following cases (where applicable):

—Internal pull-up resistor is disabled.

—Push-pull output buffer is disabled (TRI-STATE mode).

—Open-drain output buffer is at high level.

4. IILK and IOLK are not cumulative per pin. This means that for pins having multiple buffer types (such as different types of

input buffers or input/output buffers), the leakage current is the maximum caused by the relevant buffer types at the given

supply voltage and pin voltage.

5. The following pins have an internal static pull-up resistor (when enabled) and therefore may have leakage current from

VDD (when VIN = 0): GPIO00-04, GPIO17, GPIO20-23, GPO24.

6. The following strap pins have an internal static pull-up resistor enabled during VDD Power-Up reset and therefore may

have leakage current to VDD (when VIN = 0): BADDR, TRIS, TEST.

7. IOH is valid for a GPIO pin only when it is not configured as open-drain.

7.2.9 Terminology

Back-Drive Protection. Back-drive protected pins sustain any voltage within the specified voltage limits when the device

power supply is off.

5-Volt Tolerance. 5V-tolerant pins sustain 5V even if the applied voltage is above the device power supply voltage. A pin is

5V-tolerant in the following conditions (where applicable):

• Internal pull-up or pull-down resistor is disabled

• Push-pull output buffer is disabled (TRI-STATE mode)

Note: If a pin has multiple buffers, the lowest “maximum voltage” among the buffers is the “maximum voltage” allowed to

be applied to the pin.

Symbol Parameter Conditions Min Max1

1. Not tested; guaranteed by characterization.

Unit

ILKTOT Total leakage of all device pins VDD = 3.0V - 3.6V and 0 < VPIN < VDD -20µA

ILKTOT5 Total leakage of all 5V-tolerant pins VDD = 3.0V - 3.6V and VDD < VPIN < 5.5V - 20 µA

IBD Leakage of back-drive protected

input and output pins

VDD = 0V and VPIN < 5.5V - 1 µA

7.0 Device Characteristics (Continued)

www.nuvoton.com 60 Revision 1.2

WPCN381U

7.3 INTERNAL RESISTORS

DC Test Conditions

Figure 15. Internal Resistor Test Conditions, TA = 0°C to 70°C, VSUP = 3.3V

Figure 16. Internal Pull-Up Resistor for Straps, TA = 0°C to 70°C, VSUP = 3.3V

Notes for Figures 15 and 16:

1. The equivalent resistance of the pull-up resistor is calculated by RPU = (VSUP − VPIN) / IPU.

2. The equivalent resistance of the pull-down resistor is calculated by RPD = VPIN / IPD.

7.3.1 Pull-Up Resistor

Symbol: PUnn

7.3.2 Pull-Down Resistor

Symbol: PDnn

Symbol Parameter Conditions1

1. TA = 0°C to 70°C, VSUP = 3.3V.

Min2

2. Not tested; guaranteed by characterization.

Typical Max2Unit

RPU Pull-up equivalent resistance VPIN = 0V nn − 30% nn nn + 30% KΩ

VPIN = 0.8 VSUP3nn − 38% KΩ

VPIN = 0.17 VSUP3

3. For strap pins only.

nn − 35% KΩ

Symbol Parameter Conditions1

1. TA = 0°C to 70°C, VSUP = 3.3V.

Min2

2. Not tested; guaranteed by characterization.

Typical Max2Unit

RPD Pull-down equivalent resistance VPIN = VSUP nn − 30% nn nn + 30% KΩ

Device

Under

Test RPU

Pull-Up Resistor Test Circuit Pull-Down Resistor Test Circuit

VSUP

IPU

VPIN

Device

Under

Test

RPD

VSUP

IPD

VPIN

VSUP

Device

Under

Test

RPU

VSUP

IPU

VPIN

VSUP

Device

Under

Test

RPU

VSUP

IPU

VPIN

10 µA

Strap Sampled “Low”

Strap Sampled “High”

10 µA10 KΩ

7.0 Device Characteristics (Continued)

Revision 1.2 61 www.nuvoton.com

WPCN381U

7.4 AC ELECTRICAL CHARACTERISTICS

7.4.1 AC Test Conditions

Figure 17. AC Test Conditions, TA = 0°C to 70°C, VDD = 3.3 V ±10%

Notes:

1. CL = 50 pF for all output pins except the following pin group; this value includes both jig and oscilloscope capacitance.

CL = 100 pF for Serial Port pins.

2. S1 = Open for push-pull output pins.

S1 = VDD for high impedance to active low and active low to high impedance measurements.

S1 = GND for high impedance to active high and active high to high impedance measurements.

RL = 1.0 KΩ for all the pins.

3. The following abbreviations are used in Section 7: RE = Rising Edge; FE = Falling Edge

7.4.2 Clock Input Timing

Symbol Clock Input Parameters Reference

Conditions

CLKIN = 14.31818 MHz

UnitsMin Typ Max

tCIH Clock High Pulse Width1

1. Not tested; guaranteed by characterization.

From VIH to VIH 29.5 ns

tCIL Clock Low Pulse Width1From VIL to VIL 29.5 ns

tCIP Clock Period169.14 69.84 70.54 ns

FCIN Clock Frequency1FCINTYP − 0.02% 14.31818

(FCINTYP)FCINTYP + 0.02% MHz

tCIR Clock Rise Time2

2. Not tested; guaranteed by design.

From VIL to VIH 53

3. Recommended value.

tCIF Clock Fall Time2 From VIH to VIL 53ns

Device

Under

Te s t

0.1 µF

Input Output

Load Circuit (Notes 1, 2) AC Testing Input, Output Waveform

VDD

VOH

Te s t Po in t s

VOL

VIH

VIL

VIH

VIL

7.0 Device Characteristics (Continued)

www.nuvoton.com 62 Revision 1.2

WPCN381U

7.4.3 VDD Power-Up Reset

Symbol Clock Input Parameters Reference

Conditions

CLKIN = 48 MHz

UnitsMin Typ Max

tCIH Clock High Pulse Width1

1. Not tested; guaranteed by characterization.

From VIH to VIH 6ns

tCIL Clock Low Pulse Width1From VIL to VIL 6ns

tCIP Clock Period120 20.83 21.5 ns

FCIN Clock Frequency1FCINTYP − 0.1% 48

(FCINTYP)FCINTYP + 0.1% MHz

tCIR Clock Rise Time2

2. Not tested; guaranteed by design.

From VIL to VIH 43

3. Recommended value.

tCIF Clock Fall Time2 From VIH to VIL 43ns

Symbol Description Reference Conditions Min1

1. Not tested; guaranteed by design.

Max1

tIRST Internal Power-Up reset time VDD power-up to end of internal reset tLRST

tLRST LRESET active time VDD_GOOD2 to end of LRESET

2. VDD_GOOD occurs either at the transition of PS_PWR_OK (a system signal not connected to the WPCN381U),

if its threshold is ≥ 0.9 * VDD, or at the moment VDD power reaches 0.9 * VDD.

10 ms

tIPLV Internal strap pull-up resistor,

valid time3

3. Active only during VDD Power-Up reset.

Before end of internal reset tIRST

tEPLV External strap pull-up resistor,

valid time

Before end of internal reset tIRST

tCIL

tCIP

tCIH

VIH

VIL VIL

VIH

tCIF tCIR

CLKIN

Internal Straps

tIPLV

tEPLV

(Pull-up)

(Pull-Down)

External Straps

VDD (Power)

(Internal)

LRESET

VDD Power-Up Reset

tIRST

VDDONmin

tLRST

VDD_GOOD

PS_PWR_OK

(External, not a

device signal)

7.0 Device Characteristics (Continued)

Revision 1.2 63 www.nuvoton.com

WPCN381U

7.4.4 LPC Interface Timing

LCLK and LRESET

LPC Signals

Symbol Parameter Min Max Units

tCYC1

1. The PCI may have any clock frequency between 25 MHz and 33 MHz. The clock frequency may be changed at any

time during the operation of the system as long as the clock edges remain “clean” (monotonic) and the minimum

cycle, high and low times are not violated. The clock may only be stopped in a low state.

LCLK Cycle Time 30 ns

tHIGH LCLK High Time2

2. Not tested; guaranteed by characterization.

11 ns

tLOW LCLK Low Time211 ns

-LCLK Slew Rate3,4

3. Not tested; guaranteed by design.

4. Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met across

the minimum peak-to-peak portion of the clock waveform (0.2 * VDD to 0.6 * VDD), as shown below.

14V/ns

-LRESET Slew Rate3,5

5. The minimum LRESET slew rate applies only to the rising (deassertion) edge of the reset signal; it ensures that

system noise cannot render an otherwise monotonic signal to appear to bounce in the switching range.

50 mV/ns

tWRST LRESET pulse width 100 ns

Symbol Description Reference Conditions Min Max Unit

tVAL Output Valid Delay After RE of LCLK 2 11 ns

tON Float to Active Delay After RE of LCLK 2 ns

tOFF Active to Float Delay After RE of LCLK 28 ns

tSU Input Setup Time Before RE of LCLK 7 ns

tHL Input Hold Time After RE of LCLK 0 ns

tHIGH tLOW

tCYC

0.6 VDD

0.2 VDD

0.5 VDD

0.4 VDD

0.3 VDD

0.4 VDD p-to-p

(minimum)

LCLK

7.0 Device Characteristics (Continued)

www.nuvoton.com 64 Revision 1.2

WPCN381U

Leakage Only

0.285 VDD

0.615 VDD

0.4 VDD 0.4 VDD

LCLK

LAD3−LAD0, SERIRQ

LDRQ, CLKRUN

Outputs

tVAL

tON tOFF

tVAL

LAD3−LAD0,

SERIRQ Output Enabled

0.4 VDD

LCLK

LAD3−LAD0, LFRAME

SERIRQ, CLKRUN

Inputs

tHL

tSU

7.0 Device Characteristics (Continued)

Revision 1.2 65 www.nuvoton.com

WPCN381U

7.4.5 Serial Port, Sharp-IR, SIR and Consumer Remote Control Timing

Symbol Parameter Conditions Min1

1. Not tested; guaranteed by design.

Max1Unit

tBT Single Bit Time in Serial Port, Sharp-IR and

Consumer Remote Control

Transmitter tBTN − 25 2

2. tBTN is the nominal bit time in Serial Port, Sharp-IR, SIR and Consumer Remote Control modes. It is deter-

mined by the setting of the Baud Generator Divisor registers.

tBTN + 25 ns

Receiver tBTN − 2% tBTN + 2% ns

tCMW Modulation Signal Pulse Width in Sharp-IR

and Consumer Remote Control

Transmitter tCWN − 25 3

3. tCWN is the nominal pulse width of the modulation signal for Sharp-IR and Consumer Remote Control modes. It is

determined by MCPW field (bits 7-5) of IRTXMC register and TXHSC bit (bit 2) of RCCFG register.

tCWN + 25 ns

Receiver 500 ns

tCMP Modulation Signal Period in Sharp-IR and

Consumer Remote Control

Transmitter tCPN − 25 4

4. tCPN is the nominal period of the modulation signal for Sharp-IR and Consumer Remote Control modes. It is deter-

mined by MCFR field (bits 4-0) of IRTXMC register and TXHSC bit (bit 2) of RCCFG register.

tCPN + 25 ns

Receiver tMMIN 5

5. tMMIN and tMMAX define the time range within which the period of the in-coming subcarrier signal must fall for

the signal to be accepted by the receiver. These time values are determined by the contents of IRRXDC regis-

ter and the setting of RXHSC bit (bit 5) of RCCFG register.

tMMAX 5ns

tSPW SIR Signal Pulse Width Transmitter,

Variable (3/16) x tBTN − 15 2(3/16) x tBTN + 15 2ns

Transmitt e r,

Fixed

1.48 1.78 µs

Receiver 1 µs

SDRT SIR Data Rate Tolerance.

% of Nominal Data Rate.

Transmitter ±0.87%

Receiver ±2.0%

tSJT SIR Leading Edge Jitter.

% of Nominal Bit Duration.

Transmitter ±2.5%

Receiver ±6.5%

Serial Port

tCMW tCMP

Sharp-IR

Consumer Remote Control

tBT

SIR

tSPW

7.0 Device Characteristics (Continued)

www.nuvoton.com 66 Revision 1.2

WPCN381U

7.4.6 MIR and FIR Timing

Figure 18. MIR and FIR Timing

7.4.7 Modem Control Timing

Symbol Parameter Conditions Min1

1. Not tested; guaranteed by design.

Max1Unit

tMPW MIR Signal Pulse Width Transmitter tMWN − 25 2

2. tMWN is the nominal pulse width for MIR mode. It is determined by M_PWID field (bits 4-0) in MIR_PW register

at offset 01h in bank 6.

tMWN + 25 ns

Receiver 60 ns

MDRT MIR Transmitter Data Rate Tolerance ±0.1%

tMJT MIR Receiver Edge Jitter, % of Nominal Bit Duration ±2.9%

tFPW FIR Signal Pulse Width Transmitter 120 130 ns

Receiver 90 160 ns

tFDPW FIR Signal Double Pulse Width Transmitter 245 255 ns

Receiver 215 285 ns

FDRT FIR Transmitter Data Rate Tolerance ±0.01%

tFJT FIR Receiver Edge Jitter, % of Nominal Bit Duration ±4.0%

Symbol Parameter Min Max Unit

tLRI1 Low Time1

1. Not tested; guaranteed by characterization.

10 ns

tHRI1 High Time110 ns

tSIM Delay to Set IRQ from Modem Input2

2. Not tested; guaranteed by design.

40 ns

tFPW

Data

MIR

FIR

Symbol tFDPW

Chips

tMPW

CTS1, DSR1, DCD1

INTERRUPT (Read MSR)

RI1

tSIM tSIM tSIM

(Read MSR)

WPCN381U Legacy-Reduced SuperI/O with Fast Infrared Port, Two Serial Ports and GPIOs

www.nuvoton.com

Physical Dimensions

All dimensions are in millimeters

Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended

for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic

signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nu-

voton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein

personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify

Nuvoton for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice.

All trademarks of products and companies mentioned in this document belong to their respective owners.

Headquarters

No. 4, Creation Rd. 3,

Science-Based Industrial Park,

Hsinchu, Taiwan, R.O.C

TEL: 886-3-5770066

FAX: 886-3-5665577

http://www.nuvoton.com.tw/

Nuvoton Technology Corporation America

2727 North First Street,

San Jose, CA 95134, U.S.A.

TEL: 1-408-544-1718

FAX: 1-408-544-1787

Nuvoton Technology (Shanghai) Ltd.

27F, 2299 Yan An W. Rd.

Shanghai, 200336 China

TEL: 86-21-62365999

FAX: 86-21-62365998

Taipei Office

9F, No.480, Rueiguang Rd.,

Neihu District, Taipei, 114,

Taiwan, R.O.C.

TEL: 886-2-2658-8066

FAX: 886-2-8751-3579

Winbond Electronics Corporation Japan

NO. 2 Ueno-Bldg., 7-18, 3-chome

Shinyokohama Kohoku-ku,

Yokohama, 222-0033

TEL: 81-45-4781881

FAX: 81-45-4781800

Nuvoton Technology (H.K.) Ltd.

Unit 9-15, 22F, Millennium City 2,

378 Kwun Tong Rd.,

Kowloon, Hong Kong

TEL: 852-27513100

FAX: 852-27552064

For Advanced PC Product Line information contact: APC.Support@nuvoton.com

48-Pin Low-Profile Plastic Quad Flatpack (LQFP)

Order Number WPCN381UA0DG