RT9602
1
DS9602-03 March 2004 www.richtek.com
Features
Pin Configurations
Applications
Dual Channel Synchronous-Rectified Buck MOSFET Driver
Ordering Information
General Description
The RT9602 is a dual power channel MOSFET driver
specifically designed to drive four power N-Channel
MOSFETs in a synchronous-rectified buck converter
topology. These drivers combined with RT9237/A and
RT9241A/B series of Multi-Phase Buck PWM controllers
provide a complete core voltage regulator solution for
advanced microprocessors.
The RT9602 can provide flexible gate driving for both high
side and low side drivers. This gives more flexibility of
MOSFET selection.
The output drivers in the RT9602 have the capability to
drive a 3000pF load with a 40nS propagation delay and
80nS transition time. This device implements bootstrapping
on the upper gates with only a single external capacitor
required for each power channel. This reduces
implementation complexity and allows the use of higher
performance, cost effective, N-Channel MOSFETs. Adaptive
shoot-through protect-ion is integrated to prevent both
MOSFETs from conducting simultaneously.
The RT9602 can detect high side MOSFET drain-to-source
electrical short at power on and pull the 12V power by low
side MOS and cause power supply to go into over current
shutdown to prevent damage of CPU.
lDrives Four N-Channel MOSFETs
lAdaptive Shoot-Through Protection
lInternal Bootstrap Devices
lSmall 14-Lead SOIC Package
l5V to 12V Gate-Drive Voltages for Optimal Efficiency
lTri-State Input for Bridge Shutdown
lSupply Under-Voltage Protection
lPower ON Over-Voltage Protection
lCore Voltage Supplies for Intel Pentium 4 and AMD
AthlonTM Microprocessors
lHigh Frequency Low Profile DC-DC Converters
lHigh Current Low Voltage DC-DC Converters
PWM1
PWM2
GND
LGATE1
PVCC
PGND
LGATE2 PHASE2
UGATE2
BOOT2
BOOT1
UGATE1
PHASE1
VCC
2
3
411
12
13
14
5
6
78
9
10
(TOP VIEW)
SOP-14
RT9602
Package Type
S : SOP-14
Operating Temperature Range
C : Commercial Standard
P : Pb Free with Commercial Standard
RT9602
2DS9602-03 March 2004
www.richtek.com
Typical Application Circuit
BOOT1
UGATE1
PHASE1
LGATE1
VCC
PVCC
PWM1
PWM2
RT9602
11 14
5
1
2
4
13
12
UGATE2
PHASE2
LGATE2
BOOT2
GND
PGND
Optional 100
1uF 12V
1uF
PHB83N03LT
PHB95N03LT
2uH
1uF
1000uF
1.2uH
12V
7
8
9
PHB83N03LT
PHB95N03LT
2uH
1uF
1000uF
Optional
1uF
V
CORE
x1500uF
x1500uF
VID3
VID2
VID1
PGOOD
PWM1
ISP1
RT9241A/B
20
19
12
VID0
DVD
SS
ISN1
PWM2
10
9
8
3
6
VID4 VDD
COMP
FB
ADJ
ISN2
ISP2
GND
VSEN
1
2
3
4
5
6
7
18
14
13
15
11
16
17
PGOOD
+5V
1uF 10K
3K
3K
3K
3K
VID4
VID3
VID2
VID1
VID0
66pF
15K
2.4K
+5V
2.4K
12V 18K
3K
0.1uF
10
RT9602
3
DS9602-03 March 2004 www.richtek.com
Functional Pin Description
Pin No.
Pin Name
Pin Function
1 PWM1 Channel 1 PWM Input
2 PWM2 Channel 2 PWM Input
3 GND Ground Pin
4 LGATE1 Lower Gate Drive of Channel 1
5 PVCC Upper and Lower Gate Driver Power Rail
6 PGND Lower Gate Driver Ground Pin
7 LGATE2 Lower Gate Drive of Channel 2
8 PHASE2 Connect this pin to phase point of channel 2.
Phase point is the connection point of high side MOSFET source and low side MOSFET drain
9 UGATE2 Upper Gate Drive of Channel 2
10 BOOT2 Floating Bootstrap Supply Pin of Channel 2
11 BOOT1 Floating Bootstrap Supply Pin of Channel 1
12 UGATE1 Upper Gate Drive of Channel 1
13 PHASE1 Connect this pin to phase point of channel 1.
Phase point is the connection point of high side MOSFET source and low side MOSFET drain
14 VCC Control Logic Power Supply
RT9602
4DS9602-03 March 2004
www.richtek.com
Absolute Maximum Ratings
lSupply Voltage (VCC) --------------------------------------------------------------------------------15V
lSupply Voltage (PVCC) ------------------------------------------------------------------------------VCC + 0.3V
lBOOT Voltage (VBOOT-VPHASE)---------------------------------------------------------------------15V
lInput Voltage (VPWM)---------------------------------------------------------------------------------GND - 0.3V to 7V
lUGATE-------------------------------------------------------------------------------------------------- VPHASE - 0.3V to VBOOT + 0.3V
lLGATE---------------------------------------------------------------------------------------------------GND - 0.3V to VPVCC + 0.3V
lPackage Thermal Resistance
SOP-14, θJA ----------------------------------------------------------------------------127.67°C /W
lAmbient Temperature-------------------------------------------------------------------------------- 0°C to 70°C
lJunction Temperature-------------------------------------------------------------------------------- 0°C to 125°C
lStorage Temperature Range------------------------------------------------------------------------ 40°C to 150°C
lLead Temperature (Soldering, 10 sec.)-----------------------------------------------------------260°C
lESD Level (Note)
-HBM-----------------------------------------------------------------------------------------------------2kV
-MM-------------------------------------------------------------------------------------------------------200V
Function Block Diagram
Shoot-Through
Protection
Power-On OVP
Shoot-Through
Protection
PVCC
PGND
Control
Logic
Shoot-Through
Protection
Power-On OVP
Shoot-Through
Protection
PVCC
PGND
PVCC
VCC
PWM1
Internal
5V
40K
40K
PWM2
Internal
5V
40K
40K
GND
BOOT1
UGATE1
PHASE1
LGATE1
PGND
BOOT2
UGATE2
PHASE2
LGATE2
PVCC
RT9602
5
DS9602-03 March 2004 www.richtek.com
Electrical Characteristics
Parameter Symbol
Test Conditions Min Typ Max
Units
VCC Supply Current
Bias Supply Current IVCC fPWM = 250kHz, VPVCC = 12V
,
CBOOT = 0.1µF, RPHASE = 20
-- 5.5 8 mA
Power Supply Current IPVCC fPWM = 250kHz, VPVCC = 12V,
CBOOT = 0.1µF, RPHASE = 20
-- 5.5 10 mA
Power-On Reset
VCC Rising Threshold 8.6 9.9 10.7
V
Hysteresis 0.6 1.35
-- V
PWM Input
Maximum Input Current
V
PWM = 0 or 5V 80 127 150 µA
PWM Floating Voltage
Vcc = 12V 1.1 2.1 3.7 V
PWM Rising Threshold 3.3 3.7 4.3 V
PWM Falling Threshold 1.0 1.26
1.5 V
UGATE Rise Time
V
PVCC = VVCC = 12V, 3nF load
-- 30 -- ns
LGATE Rise Time
V
PVCC = VVCC = 12V, 3nF load
-- 30 -- ns
UGATE Fall Time
V
PVCC = VVCC = 12V, 3nF load
-- 40 -- ns
LGATE Fall Time
V
PVCC = VVCC = 12V, 3nF load
-- 30 -- ns
UGATE Turn-Off Propagation Delay
VVCC = VPVCC = 12V, 3nF load
-- 60 -- ns
LGATE Turn-Off Propagation Delay V
VCC = VPVCC = 12V, 3nF load
-- 45 -- ns
Shutdown Window 1.26
-- 3.7 V
Output
Upper Drive Source RUGATE
VVCC = 12V, VPVCC = 12V -- 1.75
3.0
Upper Drive Sink RUGATE
VVCC = 12V, VPVCC = 12V -- 2.8 5.0
Lower Drive Source RLGATE
VVCC = 12V, VPVCC = 12V -- 1.9 3.0
Lower Drive Sink RLGATE
VVCC = VPVCC = 12V -- 1.6 3.0
Note: Devices are ESD sensitive, especially for PHASE and LGATE pins. Handling precaution recommended. The human
body model is a 100pF capacitor discharged through a 1.5kW resistor into each pin.
RT9602
6DS9602-03 March 2004
www.richtek.com
Application Information
The RT9602 has power on protection function which held
UGATE and LGATE low before VCC up cross the rising
threshold voltage. After the initialization, the PWM signal
takes the control. The rising PWM signal first forces the
LGATE signal turns low then UGATE signal is allowed to
go high just after a non-overlapping time to avoid shoot-
through current. The falling of PWM signal first forces
UGATE to go low. When UGATE and PHASE signal reach
a predetermined low level, LGATE signal is allowed to turn
high. The non-overlapping function is also presented
between UGATE and LGATE signal transient.
The PWM signal is recognized as high if above rising
threshold and as low if below falling threshold. Any signal
level in this window is considered as tri-state, which causes
turn-off of both high side and low-side MOSFET. When
PWM input is floating (not connected), internal divider will
pull the PWM to 1.9V to give the controller a recognizable
level. The maximum sink/source capability of internal PWM
reference is 60µA.
The PVCC pin provides flexibility of both high side and low
side MOSFET gate drive voltages. If 8V, for example, is
applied to PVCC, then high side MOSFET gate drive is 8V
to 1.5V (approximately, internal diode plus series resistance
voltage drop). The low side gate drive voltage is exactly
8V.
The RT9602 implements a power on over-voltage protection
function. If the PHASE voltage exceeds 1.5V at power on,
the LGATE would be turn on to pull the PHASE low until
the PHASE voltage goes below 1.5V. Such function can
protect the CPU from damage by some short condition
happened before power on, which is sometimes
encountered in the M/B manufacturing line.
Driving power MOSFETs
The DC input impedance of the power MOSFET is
extremely high. When Vgs at 12V (or 5V), the gate draws
the current only few nanoamperes. Thus once the gate
has been driven up to ONON level, the current could be
negligible.
In Figure 1, the current Ig1 and Ig2 are required to move the
gate up to 12V.The operation consists of charging Cgd and
Cgs. Cgs1 and Cgs2 are the capacitances from gate to source
of the high side and the low side power MOSFETs,
respectively. In general data sheets, the Cgs is referred as
Ciss which is the input capacitance. Cgd1 and Cgd2 are
the capacitances from gate to drain of the high side and
the low side power MOSFETs, respectively and referred to
the data sheets as "Crss," the reverse transfer capacitance.
For example, tr1 and tr2 are the rising time of the high side
and the low side power MOSFETs respectively, the required
current Igs1 and Igs2, are showed below
Figure1. The gate driver must supply Igs to Cgs and Igd to Cgd
VO
GND
L
d2
s2
Cgs2
g2
Ig2 Igd2
Igs2
Cgd2
Cgs1
Cgd1
Igd1 Igs1
Ig1 D2
s1
d1
D1
g1
Vi
+12V
+12V
t
t
Vg2
Vg1 Vphase
However, the capacitance at the gate to source terminal
should be considered. It requires relatively large currents
to drive the gate up and down 12V (or 5V) rapidly. It also
required to switch drain current on and off with the required
speed. The required gate drive currents are calculated as
follows.
RT9602
7
DS9602-03 March 2004 www.richtek.com
According to the design of RT9602, before driving the gate
of the high side MOSFET up to 12V (or 5V), the low side
MOSFET has to be off; and the high side MOSFET is
turned off before the low side is turned on. From Figure 1,
the body diode "D2" had been turned on before high side
MOSFETs turned on
Before the low side MOSFET is turned on, the Cgd2 have
been charged to Vi. Thus, as Cgd2 reverses its polarity and
g2 is charged up to 12V, the required current is
()
()
2
t12C
dt
dVg2
Cl
1
t12C
dt
dVg1
Cl
r2
gs2
gs2gs2
r1
gs1
gs1gs1
×
==
×
==
()
4
t
12VVi
C
dt
dV
Cl r2
gd2gd2gd2 +
==
()
3
t
12V
C
dt
dV
Cl r1
gd1g1gd1 ==
()()
5A 1.428
1014
12101660
l9
12
gs1 =
×
××
=
()()
6A 0.88
1030
12102200
l9
12
gs2 =
×
××
=
It is helpful to calculate these currents in a typical case.
Assume a synchronous rectified BUCK converter, input
voltage Vi = 12V, Vg1 = Vg2 = 12V. The high side MOSFET
is PHB83N03LT whose Ciss = 1660pF, Crss = 380pF,and tr
= 14nS. The low side MOSFET is PHB95N03LT whose
Ciss = 2200pF, Crss = 500pF, and tr = 30nS, from the
equation (1) and (2) we can obtain
Figure 2. Two- Phase Synchronous-Buck Converter Circuit
BOOT1
UGATE1
PHASE1
LGATE1
VCC
PVCC
PWM1
PWM2
RT9602
1114
5
1
2
4
13
12
UGATE2
PHASE2
LGATE2
BOOT2
GND
PGND
10
1uF
12V
1uF
PHB83N03LT
PHB95N03LT
2uH
1uF
1000uF
1.2uH
12V
7
8
9
PHB83N03LT
PHB95N03LT
2uH
1uF
1000uF
1uF
VCORE
1500uF
1500uF
3
6
L1
C1
L2
C5
C6
Q3
Q4
L3
C3 C4
Q2
Q1
C2 Cb1
D1
D2
Cb2
R1
C7
PWM1
PWM2
10
Vin
from equation. (3) and (4)
the total current required from the gate driving source is
By a similar calculation, we can also get the sink current
required from the turned off MOSFET.
Layout Consider
Figure 2. shows the schematic circuit of a two-phase
synchronous-buck converter to implement the RT9602. The
converter operates for the input rang from 5V to 12V.
(A)(7) 0.326
1014
1210380
l9
12
gs1 =
×
××
=
0.4(A)(8)
1030
12)(1210500
l9
12
gs2 =
×
+××
=
(9)1.745(A)0.326)(1.428III gd1gs1g1 =+=+=
(10)1.28(A))0(0.88III gd2gs2g2 =+=+= 4.
RT9602
8DS9602-03 March 2004
www.richtek.com
When layout the PC board, it should be very careful. The
power-circuit section is the most critical one. If not
configured properly, it will generate a large amount of EMI.
The junction of Q1, Q2, L2 and Q3, Q4, L4 should be very
close. The connection from Q1, and Q3 drain to positive
sides of C1, C2, C3, and C4; the connection from Q2, and
Q4 source to the negative sides of C1, C2, C3, and C4
should be as short as possible.
Next, the trace from Ugate1, Ugate2, Lgate1, and Lgate2
should also be short to decrease the noise of the driver
output signals. Phase1 and phase2 signals from the
junction of the power MOSFET, carrying the large gate
drive current pulses, should be as heavy as the gate drive
trace. The bypass capacitor C7 should be connected to
PGND directly. Furthermore, the bootstrap capacitors (Cb1,
Cb2) should always be placed as close to the pins of the IC
as possible.
Select the Bootstrap Capacitor
Figure 3. shows part of the bootstrap circuit of RT9602.
The VCB (the voltage difference between BOOT1 and
PHASE1 on RT9602) provides a voltage to the gate of the
high side power MOSFET. This supply needs to be ensured
that the MOSFET can be driven. For this, the capacitance
CB has to be selected properly. It is determined by following
constraints.
Vin
CBVCB
+
-
BOOT1
PVCC
PVCC
UGATE1
PHASE1
LGATE1
PGND
Figure 3. Part of Bootstrap Circuit of RT9602
In practice, a low value capacitor CB
will lead the
overcharging that could damage the IC. Therefore to
minimize the risk of overcharging and reducing the ripple
on VCB, the bootstrap capacitor should not be smaller than
0.1µF, and the larger the better. In general design, using
1µF can provide better performance. At least one low-ESR
capacitor should be used to provide good local de-coupling.
Here, to adopt either a ceramic or tantalum capacitor is
suitable.
Power Dissipation
For not exceeding the maximum allowable power
dissipation to drive the IC beyond the maximum
recommended operating junction temperature of 125°C, it
is necessary to calculate power dissipation appropriately.
This dissipation is a function of switching frequency and
total gate charge of the selected MOSFET. Figure 4. shows
the power dissipation test circuit. CL and CU are the UGATE
and LGATE load capacitors, respectively. The bootstrap
capacitor value is 0.01µF.
Figure 4. RT9602 Power Dissipation Test Circuit
RT9602
UGATE1
LGATE1
PHASE1
0.01uF +5V or +12V
2N7000 33
CU
2N7000
CL
UGATE2
LGATE2
PHASE2
0.01uF
2N7000 33
CU
2N7000
CL
1uF
+5V or +12V
1uF
+12V
PWM1
PWM2
PGND
GND
Figure 5. shows the power dissipation of the RT9602 as a
function of frequency and load capacitance. The value of
the CU and CL are the same and the frequency is varied
from 100kHz to 600kHz. PVCC and VCC is 12V and
connected together. Figure 6.shows the same
characterization for PVCC tied to 5V instead of 12V.
RT9602
9
DS9602-03 March 2004 www.richtek.com
Figure 5. Power Dissipation vs. Frequency (RT9602)
Figure 6. Power Dissipatin vs. Frequency, PVCC = 5V
The method to improve the thermal transfer is to increase
the PC board copper area around the RT9602, first. Then,
adding a ground pad under IC to transfer the heat to the
peripheral of the board.
Power on Over-Voltage Protection Function
The RT9602 provides a protect function which can avoid
some short condition happened before power on.
The following discussion about the power on over-voltage
protection function of RT9602 is based on the experiments
of the high side MOSFET directly shorted to 12V. The test
circuit as shown in the typical application circuit (with
RT9241A/B dual-channel synchronous-rectified buck
controller) the VCC and the phase signals are measured
on the VCC pin and the phase pin of RT9602. The LGATE
signal is measured on the gate terminal of MOSEFET.
Figure 7 High Side Direct Short
Figure 8. High Side Direct Short
Time (50ms)
lLGATE >
VVcc >
PPEASE >
hrountCurrent >
Through
12V
Time (50ms)
VVcc >
PPEAS >
lLGATE >
lVCORE>
The operating junction temperature can be calculated from
the power dissipation curves (Figure 5 and Figure 6).
Assume the RT9602s PVCC = VCC=12V, operating
frequency is 200kHz, and the CU=CL=1.5nF which emulate
the input capacitances of the high side and low side power
MOSFETs. From Figure 5, the power dissipation is 500mW.
In RT9602, the package thermal resistance θJA is 127.67C/
W, the operating junction temperature is calculated as:
TJ = 127.67°C/W
×
500mW+ 25°C = 88.84°C (11)
where the 25°C is the ambient temperature.
Power Dissipation vs. Frequency
0
100
200
300
400
500
600
700
800
0100200300400500600
Frequency (kHz)
Power (mW)
PVcc=Vcc=12V
CU=CL=1nF
CU=CL=2nF
CU=CL=3nF
CU=CL=4nF
CU=CL
=5nF
Power Dissipation vs. Frequency
170
180
190
200
210
220
230
240
250
50100150200250300350400
450
Frequency(kHz)
Power(mW)
RT9809-20CV
CU=CL=2nF
CU=CL=3nF
CU=CL
=5nF
CU=CL=4nF
CU=CL=1nF
RT9602
10 DS9602-03 March 2004
www.richtek.com
Referring to Figure 7, when VCC exceeds 1.5V, RT9602
turns on the LGATE to clamp the Phase through the low
side MOSFET. During the turn-on of the low side MOSFET,
the current of ATX 12V is limited at 25A although the
maximum current of ATX 12V listed on the case of ATX is
15A. After the ATX 12V shuts down, the VCC falls slowly.
Please note that the trigger point of RT9602 is at 1.5V
VCC, and the clamped value of phase is at about 2.4V.
Next, reference to Figure 8, it is obvious that since the
Phase voltage increases during the power-on, the VCORE
increases correspondingly, but is gradually decreased as
LGATE and VCC decrease. In Figure 9, during the turn-on
of the low side MOSFET, the VCC is much less than 12V,
thus the RT9241A/B keeps the PWM signal at high
impedance state.
Time (25ms)
VVcc >
PPEASE
>
lLGATE >
lPWM1 >
Figure 9. High Side Direct Short
RT9602
RICHTEK TECHNOLOGY CORP.
Headquarter
5F, No. 20, Taiyuen Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789 Fax: (8863)5526611
RICHTEK TECHNOLOGY CORP.
Taipei Office (Marketing)
8F-1, No. 137, Lane 235, Paochiao Road, Hsintien City
Taipei County, Taiwan, R.O.C.
Tel: (8862)89191466 Fax: (8862)89191465
Email: marketing@richtek.com
11
DS9602-03 March 2004www.richtek.com
Outline Dimension
Dimensions In Millimeters
Dimensions In Inches
Symbol Min Max Min Max
A 8.534 8.738 0.336 0.344
B 3.810 3.988 0.150 0.157
C 1.346 1.753 0.053 0.069
D 0.330 0.508 0.013 0.020
F 1.194 1.346 0.047 0.053
H 0.178 0.254 0.007 0.010
I 0.102 0.254 0.004 0.010
J 5.791 6.198 0.228 0.244
M 0.406 1.270 0.016 0.050
14-Lead SOP Plastic Package
A
B
F
J
D
C
I
H
M