Rev.1.01, Nov.18.2004, page 1 of 19
R1LV1616H-I Series
Wide Temperature Range Version
16 M SRAM (1-Mword × 16-bit / 2-Mword × 8-bit) REJ03C0195-0101
Rev.1.01
Nov.18.2004
Description
The R1LV1616H-I Series is 16-Mbit static RAM organized 1-Mword × 16-bit / 2-Mword × 8-bit.
R1LV1616H-I Series has realized higher density, higher performance and low power consumption by
employing CMOS process technology (6-transistor memory cell). It offers low power standby power
dissipation; therefore, it is suitable for battery backup systems. It is packaged in 48-pin plastic TSOPI for
high density surface mounting.
Features
• Single 3.0 V supply: 2.7 V to 3.6 V
• Fast access time: 45/55 ns (max)
• Power dissipation:
Active: 9 mW/MHz (typ)
Standby: 1.5 µW (typ)
• Completely static memory.
No clock or timing strobe required
• Equal access and cycle times
• Common data input and output.
Three state output
• Battery backup operation.
2 chip selection for battery backup
• Temperature range: −40 to +85°C
• Byte function (×8 mode) available by BYTE# & A-1.
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 2 of 19
Ordering Information
Type No. Access time Package
R1LV1616HSA-4LI 45 ns 48-pin plastic TSOPI (48P3R-B)
R1LV1616HSA-4SI 45 ns
R1LV1616HSA-5SI 55 ns
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 3 of 19
Pin Arrangement
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
A15
A14
A13
A12
A11
A10
A9
A8
A19
NC
WE#
CS2
NU
UB#
LB#
A18
A17
A7
A6
A5
A4
A3
A2
A1
A16
BYTE#
V
I/O15/A-1
I/O7
I/O14
I/O6
I/O13
I/O5
I/O12
I/O4
V
I/O11
I/O3
I/O10
I/O2
I/O9
I/O1
I/O8
I/O0
OE#
V
CS1#
A0
CC
SS
SS
(Top view)
48-pin TSOP
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 4 of 19
Pin Description (TSOP)
Pin name Function
A0 to A19 Address input (word mode)
A-1 to A19 Address input (byte mode)
I/O0 to I/O15 Data input/output
CS1# (CS1) Chip select 1
CS2 Chip select 2
WE# (WE) Write enable
OE# (OE) Output enable
LB# (LB) Lower byte select
UB# (UB) Upper byte select
BYTE# (BYTE) Byte enable
VCC Power supply
VSS Ground
NC No connection
NU*1 Not used (test mode pin)
Note: 1. This pin should be connected to a ground (VSS), or not be connected (open).
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 5 of 19
Block Diagram (TSOP)
•
•
•
•
•
•
••
•
•
•
I/O0
I/O15
CS2
BYTE#
WE#
OE#
A17A7A6 A2 A0
V
V
CC
SS
Row
decoder
Memory matrix
8,192 x 128 x 16
8,192 x 256 x 8
Column I/O
Column decoder
Input
data
control
Control logic
A1
A15
A14
A13
A12
A11
A10
A9
A8
A18
A16
A19
A4
A5
CS1#
LB#
UB#
A3
LSB
MSB
MSB LSB
A-1
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 6 of 19
Operation Table (TSOP)
Byte mode
CS1# CS2 WE# OE# UB# LB# BYTE# I/O0 to I/O7 I/O8 to I/O14 I/O15 Operation
H × × × × × L High-Z High-Z High-Z Standby
× L × × × × L High-Z High-Z High-Z Standby
L H H L × × L Dout High-Z A-1 Read
L H L × × × L Din High-Z A-1 Write
L H H H × × L High-Z High-Z High-Z Output disable
Note: H: VIH, L: VIL, ×: VIH or VIL
Word mode
CS1# CS2 WE# OE# UB# LB# BYTE# I/O0 to I/O7 I/O8 to I/O14 I/O15 Operation
H × × × × × H High-Z High-Z High-Z Standby
× L × × × × H High-Z High-Z High-Z Standby
× × × × H H H High-Z High-Z High-Z Standby
L H H L L L H Dout Dout Dout Read
L H H L H L H Dout High-Z High-Z Lower byte read
L H H L L H H High-Z Dout Dout Upper byte read
L H L × L L H Din Din Din Write
L H L × H L H Din High-Z High-Z Lower byte write
L H L × L H H High-Z Din Din Upper byte write
L H H H × × H High-Z High-Z High-Z Output disable
Note: H: VIH, L: VIL, ×: VIH or VIL
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 7 of 19
Absolute Maximum Ratings
Parameter Symbol Value Unit
Power supply voltage relative to VSS V
CC −0.5 to +4.6 V
Terminal voltage on any pin relative to VSS VT −0.5*1 to VCC + 0.3*2 V
Power dissipation PT 1.0 W
Storage temperature range Tstg −55 to +125 °C
Storage temperature range under bias Tbias −40 to +85 °C
Notes: 1. VT min: −2.0 V for pulse half-width ≤ 10 ns.
2. Maximum voltage is +4.6 V.
DC Operating Conditions
Parameter Symbol Min Typ Max Unit Note
Supply voltage VCC 2.7 3.0 3.6 V
V
SS 0 0 0 V
Input high voltage VIH 2.2 VCC + 0.3 V
Input low voltage VIL −0.3 0.6 V 1
Ambient temperature range Ta −40 +85 °C
Note: 1. VIL min: −2.0 V for pulse half-width ≤ 10 ns.
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 8 of 19
DC Characteristics
Parameter Symbol Min Typ Max Unit Test conditions*2
Input leakage current |ILI| 1 µA Vin = VSS to VCC
Output leakage current |ILO| 1 µA CS1# = VIH or CS2 = VIL or
OE# = VIH or WE# = VIL or
LB# = UB# = VIH, VI/O = VSS to VCC
Operating current ICC 20 mA CS1# = VIL, CS2 = VIH,
Others = VIH/ VIL, II/O = 0 mA
Average operating current ICC1
(READ) 22*1 35 mA Min. cycle, duty = 100%,
II/O = 0 mA, CS1# = VIL, CS2 = VIH,
WE# = VIH, Others = VIH/VIL
I
CC1 30*1 50 mA Min. cycle, duty = 100%,
II/O = 0 mA, CS1# = VIL, CS2 = VIH,
Others = VIH/VIL
I
CC2*3
(READ) 3*1 8 mA Cycle time = 70 ns, duty = 100%,
II/O = 0 mA, CS1# = VIL, CS2 = VIH,
WE# = VIH, Others = VIH/VIL
Address increment scan or
decrement scan
I
CC2*3 20*1 30 mA Cycle time = 70 ns, duty = 100%,
II/O = 0 mA, CS1# = VIL, CS2 = VIH,
Others = VIH/VIL
Address increment scan or
decrement scan
I
CC3 3*1 8 mA Cycle time = 1 µs, duty = 100%,
II/O = 0 mA, CS1# ≤ 0.2 V,
CS2 ≥ VCC − 0.2 V
VIH ≥ VCC − 0.2 V, VIL ≤ 0.2 V
Standby current ISB 0.1*1 0.5 mA CS2 = VIL
-4SI
-5SI ISB1 0.5*1 8 µA Standby current
-4LI ISB1 0.5*1 25 µA
0 V ≤ Vin
(1) 0 V ≤ CS2 ≤ 0.2 V or
(2) CS1# ≥ VCC − 0.2 V,
CS2 ≥ VCC − 0.2 V or
(3) LB# = UB# ≥ VCC − 0.2 V,
CS2 ≥ VCC − 0.2 V,
CS1# ≤ 0.2 V
Average value
Output high voltage VOH 2.4 V IOH = −1 mA
V
OH V
CC − 0.2 V IOH = −100 µA
Output low voltage VOL 0.4 V IOL = 2 mA
V
OL 0.2 V IOL = 100 µA
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 9 of 19
Notes: 1. Typical values are at VCC = 3.0 V, Ta = +25°C and not guaranteed.
2. BYTE# ≥ VCC − 0.2 V or BYTE# ≤ 0.2 V
3. ICC2 is the value measured while the valid address is increasing or decreasing by one bit.
Word mode: LSB (least significant bit) is A0.
Byte mode: LSB (least significant bit) is A-1.
Capacitance
(Ta = +25°C, f = 1.0 MHz)
Parameter Symbol Min Typ Max Unit Test conditions Note
Input capacitance Cin 8 pF Vin = 0 V 1
Input/output capacitance CI/O 10 pF VI/O = 0 V 1
Note: 1. This parameter is sampled and not 100% tested.
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 10 of 19
AC Characteristics
(Ta = −40 to +85°C, VCC = 2.7 V to 3.6 V, unless otherwise noted.)
Test Conditions
• Input pulse levels: VIL = 0.4 V, VIH = 2.4 V
• Input rise and fall time: 5 ns
• Input and output timing reference levels: 1.4 V
• Output load: See figures (Including scope and jig)
50pF
Dout
RL=500 Ω
1.4 V
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 11 of 19
Read Cycle
R1LV1616H-I
-4SI, -4LI -5SI
Parameter Symbol Min Max Min Max Unit Notes
Read cycle time tRC 45 55 ns
Address access time tAA 45 55 ns
Chip select access time tACS1 45 55 ns
t
ACS2 45 55 ns
Output enable to output valid tOE 30 35 ns
Output hold from address change tOH 10 10 ns
LB#, UB# access time tBA 45 55 ns
Chip select to output in low-Z tCLZ1 10 10 ns 2, 3
t
CLZ2 10 10 ns 2, 3
LB#, UB# enable to low-Z tBLZ 5 5 ns 2, 3
Output enable to output in low-Z tOLZ 5 5 ns 2, 3
Chip deselect to output in high-Z tCHZ1 0 20 0 20 ns 1, 2, 3
t
CHZ2 0 20 0 20 ns 1, 2, 3
LB#, UB# disable to high-Z tBHZ 0 15 0 20 ns 1, 2, 3
Output disable to output in high-Z tOHZ 0 15 0 20 ns 1, 2, 3
Write Cycle
R1LV1616H-I
-4SI, -4LI -5SI
Parameter Symbol Min Max Min Max Unit Notes
Write cycle time tWC 45 55 ns
Address valid to end of write tAW 45 50 ns
Chip selection to end of write tCW 45 50 ns 5
Write pulse width tWP 35 40 ns 4
LB#, UB# valid to end of write tBW 45 50 ns
Address setup time tAS 0 0 ns 6
Write recovery time tWR 0 0 ns 7
Data to write time overlap tDW 25 25 ns
Data hold from write time tDH 0 0 ns
Output active from end of write tOW 5 5 ns 2
Output disable to output in high-Z tOHZ 0 15 0 20 ns 1, 2
Write to output in high-Z tWHZ 0 15 0 20 ns 1, 2
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 12 of 19
Byte Control
R1LV1616H-I
-4SI, -4LI -5SI
Parameter Symbol Min Max Min Max Unit Notes
BYTE# setup time tBS 5 5 ms
BYTE# recovery time tBR 5 5 ms
Notes: 1. tCHZ, tOHZ, tWHZ and tBHZ are defined as the time at which the outputs achieve the open circuit
conditions and are not referred to output voltage levels.
2. This parameter is sampled and not 100% tested.
3. At any given temperature and voltage condition, tHZ max is less than tLZ min both for a given
device and from device to device.
4. A write occurs during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low
UB#. A write begins at the latest transition among CS1# going low, CS2 going high, WE# going
low and LB# going low or UB# going low. A write ends at the earliest transition among CS1#
going high, CS2 going low, WE# going high and LB# going high or UB# going high. tWP is
measured from the beginning of write to the end of write.
5. tCW is measured from the later of CS1# going low or CS2 going high to the end of write.
6. tAS is measured from the address valid to the beginning of write.
7. tWR is measured from the earliest of CS1# or WE# going high or CS2 going low to the end of
write cycle.
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 13 of 19
Timing Waveform
Read Cycle*1
t
AA
t
ACS1
t
ACS2
t
CLZ2
t
CLZ1
t
BLZ
t
BA
t
OH
t
RC
Valid data
Valid address
High impedance
CS1#
CS2
LB#, UB#
OE#
t
OLZ
t
OE
t
CHZ1
t
CHZ2
t
BHZ
t
OHZ
Address*
2
Dout*
3
Notes: 1. BYTE# > V
CC
– 0.2 V or
BYTE# < 0.2 V
2. Word mode: A0 to A19
Byte mode: A-1 to A19
3. Word mode: I/O0 to I/O15
Byte mode: I/O0 to I/O7
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 14 of 19
Write Cycle (1)*1 (WE# Clock)
WE#
t
WC
t
AW
t
WP
t
WR
t
CW
t
CW
t
BW
t
AS
t
OW
t
WHZ
t
DW
t
DH
Valid address
Valid data
CS1#
LB#, UB#
High impedance
CS2
Address*
2
Dout*
3
Din*
3
Notes: 1. BYTE# > V
CC
– 0.2 V or
BYTE# < 0.2 V
2. Word mode: A0 to A19
Byte mode: A-1 to A19
3. Word mode: I/O0 to I/O15
Byte mode: I/O0 to I/O7
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 15 of 19
Write Cycle (2)*1 (CS1#, CS2 Clock, OE# = VIH)
Address*
2
WE#
t
WC
t
AW
t
WP
t
WR
t
CW
t
CW
t
BW
t
AS
t
DW
t
DH
Valid address
Valid data
LB#, UB#
Dout*
3
Din*
3
High impedance
CS2
CS1#
Notes: 1. BYTE# > V
CC
– 0.2 V or
BYTE# < 0.2 V
2. Word mode: A0 to A19
Byte mode: A-1 to A19
3. Word mode: I/O0 to I/O15
Byte mode: I/O0 to I/O7
t
AS
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 16 of 19
Write Cycle (3)*1 (LB#, UB# Clock, OE# = VIH)
Address
WE#
tWC
tAW
tWP
tCW
tCW
tBW
tBW
tWR
tDW tDH
Valid address
UB# (LB#)
High impedance
CS2
CS1#
tAS
LB# (UB#)
Dout
Din-UB
(Din-LB)
Din-LB
(Din-UB)
Valid data
tDW tDH
Valid data
Note: 1. BYTE# > VCC – 0.2 V
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 17 of 19
Byte Control (TSOP)
t
BS
t
BR
CS2
BYTE#
CS1#
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 18 of 19
Low VCC Data Retention Characteristics
(Ta = −40 to +85°C)
Parameter Symbol Min Typ Max Unit Test conditions*2, 3
VCC for data retention VDR 1.5 3.6 V Vin ≥ 0 V
(1) 0 V ≤ CS2 ≤ 0.2 V or
(2) CS2 ≥ VCC − 0.2 V,
CS1# ≥ VCC − 0.2 V or
(3) LB# = UB# ≥ VCC − 0.2 V,
CS2 ≥ VCC − 0.2 V,
CS1# ≤ 0.2 V
-4SI
-5SI ICCDR 0.5*1 8 µA Data retention
current
-4LI ICCDR 0.5*1 25 µA
VCC = 3.0 V, Vin ≥ 0 V
(1) 0 V ≤ CS2 ≤ 0.2 V or
(2) CS2 ≥ VCC − 0.2 V,
CS1# ≥ VCC − 0.2 V or
(3) LB# = UB# ≥ VCC − 0.2 V,
CS2 ≥ VCC − 0.2 V,
CS1# ≤ 0.2 V
Average value
Chip deselect to data
retention time tCDR 0 ns See retention waveforms
Operation recovery time tR 5 ms
Notes: 1. Typical values are at VCC = 3.0 V, Ta = +25°C and not guaranteed.
2. BYTE# ≥ VCC − 0.2 V or BYTE# ≤ 0.2 V
3. CS2 controls address buffer, WE# buffer, CS1# buffer, OE# buffer, LB#, UB# buffer and Din
buffer. If CS2 controls data retention mode, Vin levels (address, WE#, OE#, CS1#, LB#, UB#,
I/O) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be
CS2 ≥ VCC − 0.2 V or 0 V ≤ CS2 ≤ 0.2 V. The other input levels (address, WE#, OE#, LB#, UB#,
I/O) can be in the high impedance state.
R1LV1616H-I Series
Rev.1.01, Nov.18.2004, page 19 of 19
Low VCC Data Retention Timing Waveform (1) (CS1# Controlled)
CC
V
2.7 V
2.2 V
0 V
CS1#
t
CDR
t
R
CS1# V – 0.2 V
CC
DR
V
Data retention mode
≥
Low VCC Data Retention Timing Waveform (2) (CS2 Controlled)
CC
V
2.7 V
0.6 V
0 V
CS2
CDR
t
R
0 V CS2 0.2 V
DR
V
Data retention modet
< <
Low VCC Data Retention Timing Waveform (3) (LB#, UB# Controlled)
CC
V
2.7 V
2.2 V
0 V
LB#, UB#
tCDR tR
LB#, UB# V – 0.2 V
CC
≥
DR
V
Data retention mode
Revision History R1LV1616H-I Series Data Sheet
Contents of Modification Rev. Date
Page Description
1.00 Apr. 22, 2004 Initial issue
1.01 Nov. 18, 2004 Addition of 2-Mword × 8-bit function
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits,
(ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
http://www.renesas.com
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
RENESAS SALES OFFICES
© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .2.0
