MC74VHCT14ADR2G - ON Semiconductor L.L.C.

May, 2011 − Rev. 5

1Publication Order Number:

MC74VHCT14A/D

MC74VHCT14A

Hex Schmitt Inverter

The MC74VHCT14A is an advanced high speed CMOS Schmitt

inverter fabricated with silicon gate CMOS technology. It achieves

high speed operation similar to equivalent Bipolar Schottky TTL

while maintaining CMOS low power dissipation.

Pin configuration and function are the same as the

MC74VHCT04A, but the inputs have hysteresis and, with its Schmitt

trigger function, the VHCT14A can be used as a line receiver which

will receive slow input signals.

The VHCT inputs are compatible with TTL levels. This device can

be used as a level converter for interfacing 3.3 V to 5.0 V, because it

has full 5.0 V CMOS level output swings.

The VHCT14A input structures provide protection when voltages

between 0 V and 5.5 V are applied, regardless of the supply voltage.

The output structures also provide protection when VCC = 0 V. These

input and output structures help prevent device destruction caused by

supply voltage − input/output voltage mismatch, battery backup, hot

insertion, etc.

The internal circuit is composed of three stages, including a buffer

output which provides high noise immunity and stable output. The

inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V

systems to 3.0 V systems.

Features

•High Speed: tPD = 5.5 ns (Typ) at VCC = 5.0 V

•Low Power Dissipation: ICC = 2.0 mA (Max) at TA = 25°C

•TTL−Compatible Inputs: VIL = 0.8 V; VIH = 2.0 V

•Power Down Protection Provided on Inputs

•Balanced Propagation Delays

•Designed for 2.0 V to 5.5 V Operating Range

•Low Noise: VOLP = 0.8 V (Max)

•Pin and Function Compatible with Other Standard Logic Families

•Chip Complexity: 60 FETs or 15 Equivalent Gates

•These Devices are Pb−Free and are RoHS Compliant

http://onsemi.com

See detailed ordering and shipping information in the package

dimensions section on page 4 of this data sheet.

ORDERING INFORMATION

L

H

FUNCTION TABLE

Inputs Outputs

A

H

L

Y

MARKING

DIAGRAMS

TSSOP−14

DT SUFFIX

CASE 948G

1

SOEIAJ−14

M SUFFIX

CASE 965

SOIC−14

D SUFFIX

CASE 751A

1

A = Assembly Location

WL, L = Wafer Lot

Y, YY = Year

WW, W = Work Week

G or G= Pb−Free Package

1

14

74VHCT14

ALYWG

VHCT14AG

AWLYWW

1

14

VHCT

14A

ALYWG

G

1

14

(Note: Microdot may be in either location)

MC74VHCT14A

http://onsemi.com

2

Figure 1. Logic Diagram

Y1A1

A2

A3

A4

A5

A6

Y2

Y3

Y4

Y5

Y6

1

3

5

9

11

13

2

4

6

8

10

12

Y = A

1314 12 11 10 9 8

21 34567

VCC A6 Y6 A5 Y5 A4 Y4

A1 Y1 A2 Y2 A3 Y3 GND

Pinout: 14−Lead Packages (Top View)

MAXIMUM RATINGS

Parameter Symbol Value Unit

DC Supply Voltage VCC −0.5 to +7.0 V

DC Input Voltage VIN −0.5 to +7.0 V

DC Output Voltage Output in HIGH or LOW State (Note 1) VOUT −0.5 to VCC +0.5 V V

VCC = 0 V VOUT −0.5 to 7.0 V

DC Input Diode Current IIK −20 mA

DC Output Diode Current IOK $20 mA

DC Output Source/Sink Current IO$25 mA

DC Supply Current per Supply Pin ICC $50 mA

DC Ground Current per Ground Pin IGND $50 mA

Storage Temperature Range TSTG −65 to +150 °C

Lead Temperature, 1 mm from Case for 10 Seconds TL260 °C

Junction Temperature under Bias TJ+150 °C

Thermal Resistance SOIC

TSSOP

qJA 125

170

°C/W

Power Dissipation in Still Air SOIC

TSSOP

PD500

450

mW

ESD Withstand Voltage Human Body Model (Note 2)

Machine Model (Note 3)

Charged Device Model (Note 4)

VESD >2000

>200

2000

V

Latchup Performance Above VCC and Below GND at 85°C (Note 5) ILatchup $300 mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the

Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect

device reliability.

1. IO absolute maximum rating must be observed.

2. Tested to EIA/JESD22−A114−A.

3. Tested to EIA/JESD22−A115−A.

4. Tested to JESD22−C101−A.

5. Tested to EIA/JESD78.

MC74VHCT14A

http://onsemi.com

3

RECOMMENDED OPERATING CONDITIONS

Parameter Symbol Min Max Unit

Supply Voltage VCC 4.5 5.5 V

Input Voltage VI0 5.5 V

Output Voltage (Note 6) VO0 VCC V

VCC = 0 V VO0 5.5 V

Operating Free−Air Temperature TA−55 +125 °C

6. IO absolute maximum rating must be observed.

ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ

DC ELECTRICAL CHARACTERISTICS

ÎÎÎÎÎÎÎÎÎÎ

Parameter

ÎÎÎÎÎÎÎ

Test Conditions

ÎÎÎ

VCC

V

ÎÎÎÎÎÎ

TA = 25°C

ÎÎÎÎÎ

TA ≤ 85°C

ÎÎÎÎ

TA ≤ 125°C

ÎÎ

Unit

ÎÎÎ

Symbol

ÎÎÎ

Min

ÎÎÎ

Typ

ÎÎ

Max

ÎÎÎ

Min

ÎÎÎ

Max

ÎÎ

Min

ÎÎÎ

Max

ÎÎÎÎÎÎÎÎÎÎ

Positive Threshold Voltage

ÎÎÎÎÎÎÎ

ÎÎÎ

VT+

ÎÎÎ

4.5

5.5

ÎÎÎ

ÎÎ

1.9

2.1

ÎÎÎ

1.9

2.1

ÎÎ

ÎÎÎ

1.9

2.1

ÎÎ

V

ÎÎÎÎÎÎÎÎÎÎ

Negative Threshold Voltage

ÎÎÎÎÎÎÎ

ÎÎÎ

VT−

ÎÎÎ

4.5

5.5

ÎÎÎ

0.5

0.6

ÎÎÎ

ÎÎ

ÎÎÎ

0.5

0.6

ÎÎÎ

ÎÎ

0.5

0.6

ÎÎÎ

ÎÎ

V

ÎÎÎÎÎÎÎÎÎÎ

Hysteresis Voltage

ÎÎÎÎÎÎÎ

ÎÎÎ

VH

ÎÎÎ

4.5

5.5

ÎÎÎ

0.40

ÎÎÎ

ÎÎ

1.40

1.50

ÎÎÎ

0.40

ÎÎÎ

1.40

1.50

ÎÎ

0.40

ÎÎÎ

1.40

1.50

ÎÎ

V

ÎÎÎÎÎÎÎÎÎÎ

Minimum High−Level Output Voltage

IOH = −50 mA

ÎÎÎÎÎÎÎ

VIN = VIH or VIL

IOH = −50 mA

ÎÎÎ

VOH

ÎÎÎ

4.5

ÎÎÎ

4.4

ÎÎÎ

4.5

ÎÎ

ÎÎÎ

4.4

ÎÎÎ

ÎÎ

4.4

ÎÎÎ

ÎÎ

V

ÎÎÎÎÎÎÎ

IOH = −8.0 mA

ÎÎÎ

5.5

ÎÎÎ

3.94

ÎÎÎ

ÎÎ

ÎÎÎ

3.80

ÎÎÎ

ÎÎ

3.66

ÎÎÎ

ÎÎÎÎÎÎÎÎÎÎ

Maximum Low−Level Output Voltage

ÎÎÎÎÎÎÎ

VIN = VIH or VIL

IOL = 50 mA

ÎÎÎ

VOL

ÎÎÎ

4.5

ÎÎÎ

0.0

ÎÎ

0.1

ÎÎÎ

0.1

ÎÎ

ÎÎÎ

0.1

ÎÎ

V

ÎÎÎÎÎÎÎ

IOL = 8.0 mA

ÎÎÎ

5.5

ÎÎÎ

ÎÎ

0.36

ÎÎÎ

0.44

ÎÎ

ÎÎÎ

0.52

ÎÎÎÎÎÎÎÎÎÎ

Maximum Input Leakage Current

ÎÎÎÎÎÎÎ

VIN = 5.5 V or GND

ÎÎÎ

IIN

ÎÎÎ

0 to 5.5

ÎÎÎ

ÎÎ

±0.1

ÎÎÎ

±1.0

ÎÎ

ÎÎÎ

±1.0

ÎÎ

mA

ÎÎÎÎÎÎÎÎÎÎ

Maximum Quiescent Supply Current

ÎÎÎÎÎÎÎ

VIN = VCC or GND

ÎÎÎ

ICC

ÎÎÎ

5.5

ÎÎÎ

ÎÎ

2.0

ÎÎÎ

20

ÎÎ

ÎÎÎ

40

ÎÎ

mA

ÎÎÎÎÎÎÎÎÎÎ

Quiescent Supply Current

ÎÎÎÎÎÎÎ

Input: VIN = 3.4 V

ÎÎÎ

ICCT

ÎÎÎ

5.5

ÎÎÎ

ÎÎ

1.35

ÎÎÎ

1.50

ÎÎ

ÎÎÎ

1.65

ÎÎ

mA

ÎÎÎÎÎÎÎÎÎÎ

Output Leakage Current

ÎÎÎÎÎÎÎ

VOUT = 5.5 V

ÎÎÎ

IOFF

ÎÎÎ

0.0

ÎÎÎ

ÎÎ

0.5

ÎÎÎ

5.0

ÎÎ

ÎÎÎ

10

ÎÎ

mA

ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ

AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3.0 ns)

ÎÎÎÎÎÎÎÎÎÎ

Parameter

ÎÎÎÎÎÎÎ

Test Conditions

ÎÎÎÎÎ

Symbol

ÎÎÎÎÎÎ

TA = 25°C

ÎÎÎÎÎ

TA ≤ 85°C

ÎÎÎÎ

TA ≤ 125°C

ÎÎ

Unit

ÎÎÎ

Min

ÎÎÎ

Typ

ÎÎ

Max

ÎÎÎ

Min

ÎÎÎ

Max

ÎÎ

Min

ÎÎÎ

Max

ÎÎÎÎÎÎÎÎÎÎ

Maximum Propagation Delay, A to Y

ÎÎÎÎÎÎÎ

VCC = 5.0 ± 0.5 V

CL = 15 pF

CL = 50 pF

ÎÎÎÎÎ

tPLH,

tPHL

ÎÎÎ

5.5

7.0

ÎÎ

7.6

9.6

ÎÎÎ

1.0

ÎÎÎ

9.0

11.0

ÎÎ

1.0

ÎÎÎ

11.5

13.5

ÎÎ

ns

ÎÎÎÎÎÎÎÎÎÎ

Maximum Input Capacitance

ÎÎÎÎÎÎÎ

ÎÎÎÎÎ

CIN

ÎÎÎ

2.0

ÎÎ

10

ÎÎÎ

10

ÎÎ

ÎÎÎ

10

ÎÎ

pF

ÎÎÎÎÎÎÎÎÎÎ

Power Dissipation Capacitance

(Note 7)

ÎÎÎÎÎÎÎ

ÎÎÎÎÎ

CPD

ÎÎÎÎÎÎÎÎÎÎÎÎÎ

Typical @ 25°C, VCC = 5.0 V

ÎÎ

pF

ÎÎÎÎÎÎÎÎÎÎÎÎÎ

11

7. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation: ICC(OPR) = CPD  VCC  fin + ICC /6 (per buffer). CPD is used to determine the

no−load dynamic power consumption; PD = CPD  VCC2  fin + ICC  VCC.

NOISE CHARACTERISTICS (Input tr = tf = 3.0 ns, CL = 50 pF, VCC = 5.0 V)

Characteristic Symbol

TA = 25°C

Unit

Typ Max

Quiet Output Maximum Dynamic VOL VOLP 0.8 1.0 V

Quiet Output Minimum Dynamic VOL VOLV −0.8 −1.0 V

Minimum High Level Dynamic Input Voltage VIHD 2.0 V

Maximum Low Level Dynamic Input Voltage VILD 0.8 V

MC74VHCT14A

http://onsemi.com

4

Figure 2. Switching Waveforms

3.0V

GND

1.5V

A

Y

tPHL

tPLH

*Includes all probe and jig capacitance

Figure 3. Test Circuit

CL*

TEST POINT

DEVICE

UNDER

TEST

OUTPUT

VH

Vin

Vout

VCC

VT+

VT-

GND

VOH

VOL

VH

Vin

Vout

VCC

VT+

VT-

GND

VOH

VOL

(a) A Schmitt-Trigger Squares Up Inputs With Slow Rise and Fall Times (b) A Schmitt-Trigger Offers Maximum Noise Immunity

Figure 4. Typical Schmitt−Trigger Applications

VOH

VOL

ORDERING INFORMATION

Device Package Shipping†

MC74VHCT14ADR2G SOIC−14

(Pb−Free) 2500 / Tape & Reel

MC74VHCT14ADTR2G TSSOP−14*

MC74VHCT14AMG SOEIAJ−14

(Pb−Free) 50 Units / Rail

MC74VHCT14AMELG SOEIAJ−14

(Pb−Free) 2000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging

Specifications Brochure, BRD8011/D.

*These packages are inherently Pb−Free.

MC74VHCT14A

http://onsemi.com

5

PACKAGE DIMENSIONS

SOIC−14

D SUFFIX

CASE 751A−03

ISSUE J

NOTES:

1. DIMENSIONING AND TOLERANCING PER

ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION: MILLIMETER.

3. DIMENSIONS A AND B DO NOT INCLUDE

MOLD PROTRUSION.

4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)

PER SIDE.

5. DIMENSION D DOES NOT INCLUDE

DAMBAR PROTRUSION. ALLOWABLE

DAMBAR PROTRUSION SHALL BE 0.127

(0.005) TOTAL IN EXCESS OF THE D

DIMENSION AT MAXIMUM MATERIAL

CONDITION.

−A−

−B−

G

P7 PL

14 8

7

1

M

0.25 (0.010) B M

S

B

M

0.25 (0.010) A S

T

−T−

F

RX 45

SEATING

PLANE D14 PL K

C

J

M

_DIM MIN MAX MIN MAX

INCHESMILLIMETERS

A8.55 8.75 0.337 0.344

B3.80 4.00 0.150 0.157

C1.35 1.75 0.054 0.068

D0.35 0.49 0.014 0.019

F0.40 1.25 0.016 0.049

G1.27 BSC 0.050 BSC

J0.19 0.25 0.008 0.009

K0.10 0.25 0.004 0.009

M0 7 0 7

P5.80 6.20 0.228 0.244

R0.25 0.50 0.010 0.019

__ __

7.04

14X

0.58

14X

1.52

1.27

DIMENSIONS: MILLIMETERS

1

PITCH

SOLDERING FOOTPRINT

7X

MC74VHCT14A

http://onsemi.com

6

TSSOP−14

CASE 948G−01

ISSUE B

DIM MIN MAX MIN MAX

INCHESMILLIMETERS

A4.90 5.10 0.193 0.200

B4.30 4.50 0.169 0.177

C−−− 1.20 −−− 0.047

D0.05 0.15 0.002 0.006

F0.50 0.75 0.020 0.030

G0.65 BSC 0.026 BSC

H0.50 0.60 0.020 0.024

J0.09 0.20 0.004 0.008

J1 0.09 0.16 0.004 0.006

K0.19 0.30 0.007 0.012

K1 0.19 0.25 0.007 0.010

L6.40 BSC 0.252 BSC

M0 8 0 8

NOTES:

1. DIMENSIONING AND TOLERANCING PER

ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION: MILLIMETER.

3. DIMENSION A DOES NOT INCLUDE MOLD

FLASH, PROTRUSIONS OR GATE BURRS.

MOLD FLASH OR GATE BURRS SHALL NOT

EXCEED 0.15 (0.006) PER SIDE.

4. DIMENSION B DOES NOT INCLUDE

INTERLEAD FLASH OR PROTRUSION.

INTERLEAD FLASH OR PROTRUSION SHALL

NOT EXCEED 0.25 (0.010) PER SIDE.

5. DIMENSION K DOES NOT INCLUDE

DAMBAR PROTRUSION. ALLOWABLE

DAMBAR PROTRUSION SHALL BE 0.08

(0.003) TOTAL IN EXCESS OF THE K

DIMENSION AT MAXIMUM MATERIAL

CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY.

7. DIMENSION A AND B ARE TO BE

DETERMINED AT DATUM PLANE −W−.

____

S

U0.15 (0.006) T

2X L/2

S

U

M

0.10 (0.004) V S

T

L−U−

SEATING

PLANE

0.10 (0.004)

−T−

ÇÇÇ

SECTION N−N

DETAIL E

JJ1

K

K1

ÉÉÉ

DETAIL E

F

M

−W−

0.25 (0.010)

8

14

7

1

PIN 1

IDENT.

H

G

A

D

C

B

S

U0.15 (0.006) T

−V−

14X REFK

N

7.06

14X

0.36 14X

1.26

0.65

DIMENSIONS: MILLIMETERS

1

PITCH

SOLDERING FOOTPRINT

MC74VHCT14A

http://onsemi.com

7

PACKAGE DIMENSIONS

SOEIAJ−14

CASE 965−01

ISSUE B

HE

A1

DIM MIN MAX MIN MAX

INCHES

--- 2.05 --- 0.081

MILLIMETERS

0.05 0.20 0.002 0.008

0.35 0.50 0.014 0.020

0.10 0.20 0.004 0.008

9.90 10.50 0.390 0.413

5.10 5.45 0.201 0.215

1.27 BSC 0.050 BSC

7.40 8.20 0.291 0.323

0.50 0.85 0.020 0.033

1.10 1.50 0.043 0.059

0

0.70 0.90 0.028 0.035

--- 1.42 --- 0.056

A1

HE

Q1

LE

_10 _0

_10 _

LE

Q1

_

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI

Y14.5M, 1982.

2. CONTROLLING DIMENSION: MILLIMETER.

3. DIMENSIONS D AND E DO NOT INCLUDE

MOLD FLASH OR PROTRUSIONS AND ARE

MEASURED AT THE PARTING LINE. MOLD FLASH

OR PROTRUSIONS SHALL NOT EXCEED 0.15

(0.006) PER SIDE.

4. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY.

5. THE LEAD WIDTH DIMENSION (b) DOES NOT

INCLUDE DAMBAR PROTRUSION. ALLOWABLE

DAMBAR PROTRUSION SHALL BE 0.08 (0.003)

TOTAL IN EXCESS OF THE LEAD WIDTH

DIMENSION AT MAXIMUM MATERIAL CONDITION.

DAMBAR CANNOT BE LOCATED ON THE LOWER

RADIUS OR THE FOOT. MINIMUM SPACE

BETWEEN PROTRUSIONS AND ADJACENT LEAD

TO BE 0.46 ( 0.018).

0.13 (0.005) M0.10 (0.004)

D

Z

E

1

14 8

7

eA

b

VIEW P

c

L

DETAIL P

M

A

b

c

D

E

e

L

M

Z

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice

to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability

arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All

operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights

nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications

intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should

Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,

and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death

associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal

Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

MC74VHCT14A/D

PUBLICATION ORDERING INFORMATION

N. American Technical Support: 800−282−9855 Toll Free

USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81−3−5773−3850

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada

Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local

Sales Representative