VEML6075
www.vishay.com Vishay Semiconductors
Not for New Designs
Rev. 1.3, 14-Jan-2019 7Document Number: 84304
For technical questions, contact: sensorstechsupport@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
Command Register Format
The VEML6075 has 16-bit registers used to set up the measurements as well as pick up the measurement results. The
description of each command format is shown in the following tables.
0Ch L ID R 0x26 Device ID LSB
H ID R 0x00 Device ID MSB
TABLE 2 - REGISTER UV_CONF DESCRIPTION
REGISTER NAME COMMAND CODE: 0x00_L (0x00 DATA BYTE LOW) OR 0x00_H (0x00 DATA BYTE HIGH)
COMMANDBIT76543210
REGISTER: UV_CONF COMMAND CODE: 0x00_L (0x00 DATA BYTE LOW)
COMMAND BIT Description
Reserved 7 0
UV_IT 6 : 4 (0 : 0 : 0) = 50 ms, (0 : 0 : 1) = 100 ms, (0 : 1 : 0) = 200 ms, (0 : 1 : 1) = 400 ms, (1 : 0 : 0) = 800 ms,
(1 : 0 : 1) = reserved, (1 : 1 : 0) = reserved, (1 : 1 : 1) = reserved.
HD 3 0 = normal dynamic setting, 1 = high dynamic setting
UV_TRIG 2
0 = no active force mode trigger, 1 = trigger one measurement
With UV_AF = 1 the VEML6075 conducts one measurement every time the host writes UV_Trig = 1. This bit
returns to “0” automatically.
UV_AF 1 0 = active force mode disable (normal mode), 1 = active force mode enable
SD 0 0 = power on, 1 = shut down
TABLE 3 - REGISTER 00_H DESCRIPTION
REGISTER: reserved COMMAND CODE: 0x00_H (0x00 DATA BYTE HIGH)
COMMAND BIT Description
Reserved 7 : 0 Default = (0 : 0 : 0 : 0 : 0 : 0 : 0 : 0)
TABLE 4 - REGISTER 01_L TO 06_L AND 08_L; 01_H TO 06_H AND 08_H DESCRIPTION
REGISTER: reserved COMMAND CODE: 0x01_L TO 0x06_L AND 0x08_L (0x01 TO 0x06 AND 0x08_L DATA BYTE LOW)
COMMAND CODE: 0x01_H TO 0x06_H AND 0x08_H (0x01 TO 0x06 AND 0x08_H DATA BYTE HIGH)
REGISTER BIT Description
Reserved 7 : 0 Default = (0 : 0 : 0 : 0 : 0 : 0 : 0 : 0)
Reserved 7 : 0 Default = (0 : 0 : 0 : 0 : 0 : 0 : 0 : 0)
TABLE 5 - READ OUT COMMAND CODES DESCRIPTION
REGISTER COMMAND CODE BIT DESCRIPTION
UVA_DATA 0x07_L (0x07 data byte low) 7 : 0 0x00 to 0xFF, UVA LSB output data
0x07_H (0x07 data byte high) 7 : 0 0x00 to 0xFF, UVA MSB output data
UVB_DATA 0x09_L (0x09 data byte low) 7 : 0 0x00 to 0xFF, UVB LSB output data
0x09_H (0x09 data byte high) 7 : 0 0x00 to 0xFF, UVB MSB output data
UVCOMP1_DATA 0x0A_L (0x0A data byte low) 7 : 0 0x00 to 0xFF, UVcomp1 LSB output data
0x0A_H (0x0A data byte high) 7 : 0 0x00 to 0xFF, UVcomp1 MSB output data
UVCOMP2_DATA 0x0B_L (0x0B data byte low) 7 : 0 0x00 to 0xFF, UVcomp2 LSB output data
0x0B_H (0x0B data byte high) 7 : 0 0x00 to 0xFF, UVcomp2 MSB output data
ID
0x0C_L (0x0C data byte low) 7 : 0 Default = 0x26, device ID LSB byte
0x0C_H (0x0C data byte high)
7 : 6
5 : 4
3 : 0
Company code = 00, (0 : 0),
slave address = 0x20,
version code (0 : 0 : 0 : 0) = VEML6075 CS,
device ID MSB byte
TABLE 1 - VEML6075 COMMAND CODE AND REGISTER DESCRIPTION
COMMAND
CODE
DATE BYTE
LOW / HIGH REGISTER NAME R / W DEFAULT VALUE FUNCTION DESCRIPTION