W83L177R 100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK 1.0 GENERAL DESCRIPTION The W83L177R is a 10 outputs SDRAM clock buffer for 2-DIMMs models incorporate with W83L197R-16 which is the clock synthesizer especially for the 100MHz models such as Intel BX chipsets.(Refer the datasheet fo Winbond W83L197R-16) The W83L177R receives the clock from chipset by the Buffer_In pin and provides almost zerodelay (less than 4ns propagation delay) SDRAM buffer outputs for the 10 SDRAM clocks which are synchronous with the CPU clock outputs priovided by W83L197R-16. The clock skew between any two clock outputs is less than 250ps and the output buffer impedance is about 15 ohms. The W83L177R also provides I2C serial bus interface to program the registers to enable or disable each SDRAM clock outputs. 2.0 PRODUCT FEATURES * * 10 SDRAM clocks for 2-DIMMs * Clock skew less than 250ps * Almost none delay Buffer-in controlling SDRAM clocks(< 4ns propagation delay) * I2C 2-wire serial interface * Programmable registers to enable/stop each output * Incorporate with W83L197R-16 * 28pin-SOP package (209mil) -1- Publication Release Date: Mar. 1999 Revision 0.10 W83L177R PRELIMINARY 3.0 BLOCK DIAGRAM SDATA Serial port device Control SCLK OE SDRAM0 SDRAM1 SDRAM2 SDRAM3 SDRAM4 SDRAM5 SDRAM6 SDRAM7 Buffer_In SDRAM8 SDRAM9 4.0 PIN CONFIGURATION Vdd SDRAM 0 SDRAM 1 Vss Vdd SDRAM 2 SDRAM 3 Vss BUFFER_IN Vdd SDRAM 8 Vss VddIIC *SDATA 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 -2- Vdd SDRAM7 SDRAM6 Vss Vdd SDRAM 5 SDRAM 4 Vss * OE Vdd SDRAM 9 Vss VssIIC *SCLOCK Publication Release Date: Mar. 1999 Revision 0.10 W83L177R PRELIMINARY 5.0 PIN DESCRIPTION IN - Input OUT - Output I/O - Bi-directional Pin * - Internal 250k pull-up SYMBOL SDRAM [ 0:9] PIN 2,3,6,7,11,18, 22,23,26,27 I/O FUNCTION O SDRAM clock outputs which have the same frequency as CPU clocks. *SDATA 14 I/O Serial data of I2C 2-wire control interface *SDCLK 15 IN Serial clock of I2C 2-wire control interface *OE 20 IN Internal 250K ohm pull-up resistor. Tri-states outputs when LOW. BUFFER_IN 9 IN Clock Input from the chipset VDDIIC 13 Power supply for I2C core logic, 3.3 V supply VSSIIC 16 Ground for I2C core logic Vdd 1,5,10,19,24, Power supply 28 Vss 4,8,12,17,21, Circuit Ground 25 -3- Publication Release Date: Mar. 1999 Revision 0.10 W83L177R PRELIMINARY 6.0 FUNTION DESCRIPTION 6.1 2-WIRE I2C CONTROL INTERFACE The clock generator is a slave I2C component which can be read back the data stored in the latches for verification. All proceeding bytes must be sent to change one of the control bytes. The 2-wire control interface allows each clock output individually enabled or disabled. On power up, the W83L177R initializes with default register settings, and then it'optional to use the 2-wire control interface. The SDATA signal only changes when the SDCLK signal is low, and is stable when SDCLK is high during normal data transfer. There are only two exceptions. One is a high-to-low transition on SDATA while SDCLK is high used to indicate the beginning of a data transfer cycle. The other is a low-to-high transition on SDATA while SDCLK is high used to indicate the end of a data transfer cycle. Data is always sent as complete 8-bit bytes followed by an acknowledge generated. Byte writing starts with a start condition followed by 7-bit slave address and [1101 0010], command code checking [0000 0000], and byte count checking. After successful reception of each byte, an acknowledge (low) on the SDATA wire will be generated by the clock chip. Controller can start to write to internal I2C registers after the string of data. The sequence order is as follows: Bytes sequence order for I2C controller : Clock Address A(6:0) & R/W Ack 8 bits dummy Command code Ack 8 bits dummy Byte count Ack Byte0,1,2... until Stop Ack Byte2, 3, 4... until Stop Set R/W to 1 when read back the data sequence is as follows : Clock Address A(6:0) & R/W Ack Byte 0 Ack Byte 1 6.2 SERIAL CONTROL REGISTERS The Pin column lists the affected pin number and the @PowerUp column gives the state at true power up. Registers are set to the values shown only on true power up. "Command Code" byte and "Byte Count" byte must be sent following the acknowledge of the Address Byte. Although the data (bits) in these two bytes are considered "don't care", they must be sent and will be acknowledge. After that, the below described sequence (Register 0, Register 1, Register 2, ....) will be valid and acknowledged. -4- Publication Release Date: Mar. 1999 Revision 0.10 W83L177R PRELIMINARY 6.2.1 Register 0: (1 = Active, 0 = Inactive) Bit @PowerUp Pin Description 7 - - Reserved 6 - - Reserved 5 - - Reserved 4 - - Reserved 3 1 7 SDRAM3 (Active / Inactive) 2 1 6 SDRAM2 (Active / Inactive) 1 1 3 SDRAM1 (Active / Inactive) 0 1 2 SDRAM0 (Active / Inactive) 6.2.2 Register 1: (1 = Active, 0 = Inactive) Bit @PowerUp Pin Description 7 1 27 SDRAM7 (Active / Inactive) 6 1 26 SDRAM6 (Active / Inactive) 5 1 23 SDRAM5 (Active / Inactive) 4 1 22 SDRAM4 (Active / Inactive) 3 - - Reserved 2 - - Reserved 1 - - Reserved 0 - - Reserved 6.2.3 Register 2: (1 = Active, 0 = Inactive) Bit @PowerUp Pin Description 7 1 18 SDRAM9 (Active / Inactive) 6 1 11 SDRAM8 (Active / Inactive) 5 - - Reserved 4 - - Reserved 3 - - Reserved 2 - - Reserved 1 - - Reserved 0 - - Reserved -5- Publication Release Date: Mar. 1999 Revision 0.10 W83L177R PRELIMINARY 7.0 SPECIFICATIONS 7.1 ABSOLUTE MAXIMUM RATINGS Stresses greater than those listed in this table may cause permanent damage to the device. Precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. Maximum conditions for extended periods may affect reliability. Unused inputs must always be tied to an appropriate logic voltage level (Ground or Vdd). Symbol Parameter Rating Vdd , VIN Voltage on any pin with respect to GND - 0.5 V to + 7.0 V TSTG Storage Temperature - 65C to + 150C TB Ambient Temperature - 55C to + 125C TA Operating Temperature 0C to + 70C 7.2 AC CHARACTERISTICS Vdd = 3.3V 5 % , TA = 0C to +70C, Test load = 30 pF Parameter Symbo l Min Input frequency f IN Output Rise Time Typ Max Units 0 150 MHz tR 1.5 4.0 V/ns Measured from 0.4V to 2.4V Output Fall Time tF 1.5 4.0 V/ns Measured from 0.4V to 2.4V Output Skew, Rising Edges tSR 250 ps Output Skew, Falling Edges tSF 250 ps Output Enable Time tEN 1.0 8.0 ns Output Disable Time tDIS 1.0 8.0 ns Rising Delay Edge Propagation tPR 1.0 <4.0 ns Falling Delay Edge Propagation tPF 1.0 <4.0 ns Duty Cycle tD 45 55 % AC Output Impedance ZO 15 -6- Test Conditions Measure at 1.5V Publication Release Date: Mar. 1999 Revision 0.10 W83L177R PRELIMINARY 7.3 DC CHARACTERISTICS Vdd = 3.3V 5 %, TA = 0C to +70C Parameter Symbol Min Input Low Voltage VIL Input High Voltage Typ Max Units Test Conditions Vss-03 0.8 Vdc VIH 2.0 Vdd+0.5 Vdc Input Leakage Current, BUFFER_IN IIL -5 +5 A Input Leakage Current IIL -20 +5 A 50 mVdc IOL=1mA Vdc IOH=-1mA Output Low Voltage VOL Output High Voltage VOH 3.1 Output Low Current IOL 65 100 160 mA VOL=1.5V Output High Current IOH 70 110 185 mA VOH=1.5V Input Pin Capacitance CIN 5 pF COUT 6 pF LIN 7 nH Output Pin Capacitance Input Pin Inductance -7- Publication Release Date: Mar. 1999 Revision 0.10 W83L177R PRELIMINARY 8.0 ORDERING INFORMATION Part Number Package Type Production Flow W83L177R 28 PIN SOP Commercial, 0C to +70C 9.0 HOW TO READ THE TOP MARKING W83L177R 28051234 814GBB 1st line: Winbond logo and the type number: W83L177R 2nd line: Tracking code 2 8051234 2: wafers manufactured in Winbond FAB 2 8051234: wafer production series lot number 3rd line: Tracking code 814 G B B 814: packages made in '98, week 14 G: assembly house ID; A means ASE, S means SPIL, G means GR BB: IC revision All the trade marks of products and companies mentioned in this data sheet belong to their respective owners. -8- Publication Release Date: Mar. 1999 Revision 0.10 W83L177R PRELIMINARY 10.0 PACKAGE DRAWING AND DIMENSIONS 28-SOP D 2 15 DIMENSION IN MM SYMBOL DTEAIL A HE E 1 14 A A1 A2 b c D E HE e L L1 Y MIN. NOM MAX. DIMENSION IN INCH MIN. NOM 2.00 0.05 1.65 1.75 0.22 0.09 9.90 10.20 5.00 5.30 7.40 7.80 0.65 0.55 0.75 1.25 0 1.85 0.38 0.25 10.50 5.60 8.20 MAX. 0.079 0.002 0.065 0.009 0.004 0.389 0.197 0.291 0.069 0.073 0.015 0.010 0.401 0.413 0.209 0.220 0.307 0.323 0.0256 0.95 0.10 8 0.021 0.030 0.037 0.050 0.004 0 8 A2 A SEATING PLANE DETAIL A Y e b SEATING PLANE L L1 A1 Headquarters Winbond Electronics (H.K.) Ltd. No. 4, Creation Rd. III Science-Based Industrial Park Hsinchu, Taiwan TEL: 886-35-770066 FAX: 886-35-789467 www: http://www.winbond.com.tw/ Rm. 803, World Trade Square, Tower II 123 Hoi Bun Rd., Kwun Tong Kowloon, Hong Kong TEL: 852-27516023-7 FAX: 852-27552064 Winbond Electronics (North America) Corp. 2730 Orchard Parkway San Jose, CA 95134 U.S.A. TEL: 1-408-9436666 FAX: 1-408-9436668 Taipei Office 11F, No. 115, Sec. 3, Min-Sheng East Rd. Taipei, Taiwan TEL: 886-2-7190505 FAX: 886-2-7197502 TLX: 16485 WINTPE Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners. These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sale. -9- Publication Release Date: Mar. 1999 Revision 0.10