MB3793-34A Power-Voltage Monitoring IC with Watchdog Timer The MB3793 is an integrated circuit to monitor power voltage; it incorporates a watchdog timer. A reset signal is output when the power is cut or falls abruptly. When the power recovers normally after resetting, a power-on reset signal is output to microprocessor units (MPUs). An internal watchdog timer with two inputs for system operation diagnosis can provide a fail-safe function for various application systems. Model No. Marking Code Detection voltage MB3793-34A 3793AJ 3.4 V Features Precise detection of power voltage fall: 2.5% Detection voltage with hysteresis Low power dispersion: ICC = 38 A (Typ) Internal dual-input watchdog timer Watchdog timer halt function Independently-set watchdog and reset times Application Arcade Amusement etc. Cypress Semiconductor Corporation Document Number: 002-08556 Rev. *A * 198 Champion Court * San Jose, CA 95134-1709 * 408-943-2600 Revised March 31, 2016 MB3793-34A Contents Pin Assignment ................................................................ 3 Pin Description ................................................................. 3 Block Diagram .................................................................. 4 Block Functions ................................................................ 5 Absolute Maximum Ratings ............................................ 6 Recommended Operating Conditions ............................ 6 Electrical Characteristics ................................................. 7 DC Characteristics ...................................................... 7 AC Characteristics ....................................................... 8 Timing Diagram ................................................................ 9 Basic operation (Positive clock pulse) ........................ 9 Basic operation (Negative clock pulse) .................... 10 Single-clock input monitoring (Positive clock pulse) ................................................. 11 Inhibition operation (Positive clock pulse) ................. 12 Clock pulse input supplementation (Positive clock pulse) ................................................. 13 Document Number: 002-08556 Rev. *A Operation Sequence ....................................................... 14 Positive clock pulse input .......................................... 14 Negative clock pulse input ......................................... 14 Single-clock input monitoring .................................... 14 Description of Operations .......................................... 14 Typical Characteristics ................................................. 16 Application Example ...................................................... 19 Supply voltage monitor and watchdog timer ............. 19 Supply voltage monitor and watchdog timer stop ...... 20 Usage Precaution ........................................................... 21 Ordering Information ...................................................... 21 RoHS Compliance Information of Lead (Pb) Free version ................................................... 22 Labeling Sample (Lead free version) ........................... 22 Marking Format (Lead Free version) ........................... 22 MB3793-34APNF Recommended Conditions Of Moisture Sensitivity Level ........................................ 23 Package Dimensions 2...................................................... 4 Document History ........................................................... 25 Page 2 of 26 MB3793-34A 1. Pin Assignment (TOP VIEW) RESET 1 8 CK1 CTW 2 7 CK2 CTP 3 6 INH GND 4 5 VCC (FPT-8P-M02) 2. Pin Description Pin No. Symbol 1 RESET 2 CTW Sets watchdog timer monitoring time pin 3 CTP Sets power-on reset hold time pin 4 GND Ground pin 5 VCC Power supply pin 6 INH This pin forces the watchdog timer on/off. When this pin is High level, the watchdog timer is stopped. 7 CK2 Inputs clock 2 pin 8 CK1 Inputs clock 1 pin Document Number: 002-08556 Rev. *A Description Outputs reset pin Page 3 of 26 MB3793-34A 3. Block Diagram To VCC of all blocks . 3 A I1 = . 5 VCC I2 .=. 30 A CTP 3 . R1 = . 435 k Logic circuit RESET 1 Output circuit INH 6 Comp.S CTW 2 Watchdog timer - Reference voltage generator VS + Pulse generator 1 . 1.24 V VREF = . CK1 8 R2 .=. 240 k Pulse generator 2 CK2 7 Document Number: 002-08556 Rev. *A To GND of all blocks 4 GND Page 4 of 26 MB3793-34A 4. Block Functions 1. Comp.S Comp.S is a comparator with hysteresis to compare the reference voltage with a voltage (VS) that is the result of dividing the power voltage (VCC) by resistors R1 and R2. When VS falls below 1.24 V, a reset signal is output. This function enables the MB3793 to detect an abnormality within 1 s when the power is cut or falls abruptly. 2. Output circuit The output circuit has a comparator to control the reset signal (RESET) output. When the voltage at the CTP pin for setting the power-on reset hold time exceeds the threshold voltage, resetting is canceled. Since the reset (RESET) output buffer has the CMOS organization, no pull-up resistor is needed. 3. Pulse generator The pulse generator generates pulses when the voltage at the CK1 and CK2 input clock pins changes from Low level to High level (positive-edge trigger) and exceeds the threshold voltage; it sends the clock signal to the watchdog timer. 4. Watchdog timer The watchdog timer can monitor two clock pulses. Short-circuit the CK1 and CK2 clock pins to monitor a single clock pulse. 5. Logic circuit Logic circuit controls charging and discharging of the power-on reset hold time setting capacity (CTP) on a signal of Comp.S and Watchdog timer. Document Number: 002-08556 Rev. *A Page 5 of 26 MB3793-34A 5. Absolute Maximum Ratings Parameter Symbol Conditions VCC -- CK1 VCK1 -- CK2 VCK2 -- INH VINH -- VOL VOH Reset output current Power dissipation Power supply voltage* Input voltage* Reset output voltage* RESET Storage temperature Rating Unit Min Max -0.3 +7 V -0.3 VCC + 0.3 (+7) V -- -0.3 VCC + 0.3 (+7) V IOL IOH -- -10 +10 mA PD Ta +85C -- 200 mW Tstg -- -55 +125 C * : The voltage is based on the ground voltage (0 V). WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. 6. Recommended Operating Conditions Parameter Symbol Conditions VCC Value Unit Min Typ Max -- 1.2 5.0 6.0 IOL -- 0 -- +5 IOH -- -5 -- 0 Power-on reset hold time setting capacity CTP -- 0.001 0.1 10 F Watchdog-timer monitoring time setting capacity* CTW -- 0.001 0.01 1 F Ta -- -40 +25 +85 C Power supply voltage Reset (RESET) output current Operating ambient temperature V mA * : The watchdog timer monitor time range depends on the rating of the setting capacitor. WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand. Document Number: 002-08556 Rev. *A Page 6 of 26 MB3793-34A 7. Electrical Characteristics 7.1 DC Characteristics (VCC = +5 V, Ta = +25C) Parameter Power current Symbol Conditions Detection voltage hysteresis difference CK input threshold voltage CK input hysteresis INH input voltage Reset-output minimum power voltage Typ Max -- 38 50 Ta = +25C 3.32 3.40 3.48 Ta = -40 to +85C 3.27* 3.40 3.53* Ta = +25C 3.40 3.48 3.56 Ta = -40 to +85C 3.35* 3.48 3.61* 35 80 120 mV After exit from reset VSL VCC falling VSH VCC rising VSHYS VSH - VSL A V V VCIH -- 1.4* 1.9 2.5 V VCIL -- 0.8 1.3 1.8* V VCHYS -- 0.4* 0.6 0.8* V VIIH -- 3.5 -- VCC V VIIL -- 0 -- 0.8 V -- 0 1.0 A IIH VIH = VCC IIL VIL = 0 V -1.0 0 -- A VOH IRESET = -5 mA 4.5 4.75 -- V VOL IRESET = +5 mA -- 0.12 0.4 V VCCL IRESET = +50 A -- 0.8 1.2 V Input current (CK1,CK2,INH) Reset output voltage Unit Min ICC1 Detection voltage Value * : This parameter is guaranteed by design, which is not supported by a final test. Document Number: 002-08556 Rev. *A Page 7 of 26 MB3793-34A 7.2 AC Characteristics (VCC = 5 V, Ta = 25C) Parameter Symbol Conditions Value Min Typ Max Unit Power-on reset hold time tPR CTP = 0.1 F 80 130 180 ms Watchdog timer monitoring time tWD CTW = 0.01 F CTP = 0.1 F 7.5 15 22.5 ms Watchdog timer reset time tWR CTP = 0.1 F 5 10 15 ms CK input pulse width tCKW -- 500 -- -- ns CK input pulse cycle tCKT -- 20 -- -- s Reset (RESET) output transition time Rising tr* CL = 50 pF -- -- 500 ns Falling tf* CL = 50 pF -- -- 500 ns *: The voltage range is 10% to 90% at testing the reset output transition time. Document Number: 002-08556 Rev. *A Page 8 of 26 MB3793-34A 8. Timing Diagram 8.1 Basic operation (Positive clock pulse) VSH VSL VCC tCKW CK1 tCKT CK2 INH Vth CTP VH CTW VL RESET tWD tPR (1) (2) (3) Document Number: 002-08556 Rev. *A (4)(5) (5) tPR tWR (6) (7) (8) (9) (10) (11) (12) (13) Page 9 of 26 MB3793-34A 8.2 Basic operation (Negative clock pulse) VSH VSL VCC tCKW CK1 tCKT CK2 INH Vth CTP VH CTW VL RESET tPR (1) (2) Document Number: 002-08556 Rev. *A tWD (3) (4)(5) (5) tPR tWR (6) (7) (8) (9) (10) (11) (12) (13) Page 10 of 26 MB3793-34A 8.3 Single-clock input monitoring (Positive clock pulse) tCKW CK1 CK2 tCKT Vth CTP VH CTW VL RESET tWD tWR Note : The MB3793 can monitor only one clock. The MB3793 checks the clock signal at every other input pulse. Therefore, set watchdog timer monitor time tWD to the time that allows the MB3793 to monitor the period twice as long as the input clock pulse. Document Number: 002-08556 Rev. *A Page 11 of 26 MB3793-34A 8.4 Inhibition operation (Positive clock pulse) VSH VSL VCC tCKW CK1 tCKT CK2 INH Vth CTP VH CTW VL RESET tPR (1) (2) Document Number: 002-08556 Rev. *A tWD (3) (4)(5) (5) tPR tWR (6) (7) (11) (8) (9) (10) (12) (13) Page 12 of 26 MB3793-34A 8.5 Clock pulse input supplementation (Positive clock pulse) tCKT tCKW *1 CK1 *2 CK2 VH CTW VL Note : The MB3793 watchdog timer monitors Clock1 (CK1) and Clock2 (CK2) pulses alternately. When a CK2 pulse is detected after detecting a CK1 pulse, the monitoring time setting capacity (CTW) switches to charging from discharging. When two consecutive pulses occur on one side of this alternation before switching, the second pulse is ignored. In the above figure, pulse *1 and *2 are ignored. Document Number: 002-08556 Rev. *A Page 13 of 26 MB3793-34A 9. Operation Sequence 9.1 Positive clock pulse input Refer to "8.1. Basic operation (positive clock pulse)" under "8. Timing Diagram". 9.2 Negative clock pulse input Refer to "8.2. Basic operation (negative clock pulse)" under "8.Timing Diagram". The MB3793 operates in the same way whether it inputs positive or negative pulses. 9.3 Single-clock input monitoring To use the MB3793 while monitoring only one clock, connect clock pins CK1 and CK2. Although the MB3793 operates basically in the same way as when monitoring two clocks, it monitors the clock signal at every other input pulse. Refer to "8.3. Single-clock input monitoring (positive clock pulse)" under "8.Timing Diagram". 9.4 Description of Operations The numbers given to the following items correspond to numbers 1 to 13 used in "8.Timing Diagram". 1. The MB3793 outputs a reset signal when the supply voltage (VCC) reaches about 0.8 V (VCCL). 2. If VCC reaches or exceeds the rise-time detected voltage VSH, the MB3793 starts charging the power-on reset hold time setting capacitor CTP. At this time, the output remains in a reset state. The VSH value is 3.48 V (Typ). 3. When CTP has been charged for a certain period of time TPR (until the CTP pin voltage exceeds the threshold voltage (Vth) after the start of charging), the MB3793 cancels the reset (setting the RESET pin to "H" level from "L" level). The Vth value is about 3.6 V with VCC = 5.0 V The power-on reset hold time tPR is set with the following equation: . tPR (ms) =. A CTP (F) The value of A is about 1300 with VCC = 5.0 V. The MB3793 also starts charging the watchdog timer monitor time setting capacitor (CTW). 4. When the voltage at the watchdog timer monitor time setting pin CTW reaches the "H" level threshold voltage VH, the CTW switches from the charge state to the discharge state. The value of VH is always about 1.24 V regardless of the detected voltage. 5. If the CK2 pin inputs a clock pulse (positive edge trigger) when the CTW is being discharged in the CK1-CK2 order or simultaneously, the CTW switches from the discharge state to the charge state. The MB3793 repeats operations 4 and 5 as long as the CK1/CK2 pin inputs clock pulses with the system logic circuit operating normally. 6. If no clock pulse is fed to the CK1 or CK2 pin within the watchdog timer monitor time tWD due to some problem with the system logic circuit, the CTW pin is set to the "L" level threshold voltage VL or less and the MB3793 outputs a reset signal (setting the RESET pin to "L" level from "H" level). The value of VL is always about 0.24 V regardless of the detected voltage. The watchdog timer monitor time tWD is set with the following equation: . tWD (ms) =. B CTW (F) C x CTP (F) The value of B is hardly affected by the power supply voltage; it is about 1500 with VCC = 5.0 V. The value of C is 0. For this reason: . tWD (ms) =. B x CTW (F) Document Number: 002-08556 Rev. *A Page 14 of 26 MB3793-34A 7. When a certain period of time tWR has passed (until the CTP pin voltage reaches or exceeds Vth again after recharging the CTP), the MB3793 cancels the reset signal and starts operating the watchdog timer. The watchdog timer monitor reset time tWR is set with the following equation: . tWR (ms) =. D x CTP (F) The value of D is 100 with VCC = 5.0 V. The MB3793 repeats operations (4) and (5) as long as the CK1/CK2 pin inputs clock pulses. If no clock pulse is input, the MB3793 repeats operations (6) and (7). 8. If VCC is lowered to the fall-time detected voltage (VSL) or less, the CTP pin voltage decreases and the MB3793 outputs a reset signal (setting the RESET pin to "L" level from "H" level). The value of VSL is 3.40 V (Typ). 9. When VCC reaches or exceeds VSH again, the MB3793 starts charging the CTP. 10.When the CTP pin voltage reaches or exceeds Vth, the MB3793 cancels the reset and restarts operating the watchdog timer. It repeats operations 4 and 5 as long as the CK1/CK2 pin inputs clock pulses. 11.Making the inhibit pin active (setting the INH pin to "H" from "L") forces the watchdog timer to stop operation. This stops only the watchdog timer, leaving the MB3793 monitoring VCC (operations 8 to 10). The watchdog timer remains inactive unless the inhibit input is canceled. The inhibition (INH) pin must be connecting a voltage of more low impedance, to evade of the noise. 12.Cancelling the inhibit input (setting the INH pin to "L" from "H") restarts the watchdog timer. 13.The reset signal is output when the power supply is turned off to set VCC to VSL or less. 1. Equation of time-setting capacitances (CTP and CTW) and set time . tPR [ms] =. A x CTP [F] . tWD [ms] =. B x CTW [F] + C x CTP [F] . . However, when CTP/CTW =. 10 or less, tWD [ms] =. B x CTW [F] . tWR [ms] =. D x CTP [F] Values of A, B, C, and D A 1300 Note: B 1500 C 0 D Remark 100 VCC = 5.0 V The width of value of tPR, tWD and tWR becomes the same ratio as width (Min, Max) of each specification value. 2. Example (when CTP = 0.1 F and CTW = 0.01 F) time (ms) Document Number: 002-08556 Rev. *A Symbol VCC = 5.0 V tPR 130 tWD 15 tWR 10 Page 15 of 26 MB3793-34A 10. Typical Characteristics ICC - VCC characteristics VSH, VSL - Ta characteristics 3.7 MB3793 VCC 3.6 fCK= 1 kHz, Duty 10% VL 0 V/VH VCC CTW 0.01 F, CTP 0.1 F 45 Detection voltage VSH and VSL (V) Power current ICC (A) VINH Watchdog timer monitoring (VINH = 0 V) 40 VSH 3.5 3.4 VSL 35 30 3.3 25 20 0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 3.2 -40 8.0 Power voltage VCC (V) -20 0 +20 +40 +60 +80 +100 +120 Operating ambient temperature Ta (C) V RESET - I RESET characteristics (N-MOS side) V RESET - I RESET characteristics (P-MOS side) 0.6 5.0 Ta = -40 C 4.9 Ta = +25 C 0.5 4.8 0.4 Reset output voltage V RESET (V) Reset output voltage V RESET (V) 4.7 4.6 4.5 Ta = +85 C 4.4 4.3 Ta = +25 C 0.3 Ta = +85 C 0.2 4.2 0.1 Ta = -40 C 4.1 4.0 0 0 -1 -2 -3 -4 -5 -6 -7 -8 -9 -10 Reset output current I RESET (mA) 0 1 2 3 4 5 6 7 8 9 10 Reset output current I RESET(mA) (Continued) Document Number: 002-08556 Rev. *A Page 16 of 26 MB3793-34A tPR - Ta characteristics VRESET - VCC characteristics 260 7 at VCC = 5.0 V 240 Pull-up resistance: 100 k 6 220 Power-on reset hold time tPR (ms) 200 Reset output voltage VRESET (V) 5 4 3 Ta = +85 C 2 Ta = +25 C 180 160 140 120 100 80 60 1 40 Ta = -40 C 20 0 0 1 2 3 4 5 6 0 -40 7 26 +20 +40 +60 +80 +100 +120 26 at VCC = 5.0 V 24 22 22 20 20 Watchdog timer monitoring time tWD (ms) Watchdog timer reset time tWR (ms) 0 tWD - Ta characteristics tWR - Ta characteristics 24 -20 Operating ambient temperature Ta (C) Power voltage VCC (V) 18 16 14 12 10 8 6 18 16 14 12 10 8 6 4 4 2 2 0 -40 -20 0 +20 +40 +60 +80 +100 +120 Operating ambient temperature Ta (C) at VCC = 5.0 V 0 -40 -20 0 +20 +40 +60 +80 +100 +120 Operating ambient temperature Ta (C) (Continued) Document Number: 002-08556 Rev. *A Page 17 of 26 MB3793-34A (Continued) tWR - CTP characteristics 104 103 Watchdog timer reset time tWR (ms) Power-on reset hold time tPR (ms) tPR - CTP characteristics Ta = -40 C 102 Ta = +25 C 101 Ta = +85 C 1 10 -1 10-4 10-3 10-2 10-1 101 1 102 Power-on reset time setting capacitance CTP (F) 103 102 Ta = -40 C 101 1 Ta = +25 C Ta = +85 C 10-1 10-2 10-4 10-3 10-2 10-1 1 101 102 Power-on reset time setting capacitance CTP (F) Watchdog timer monitoring time tWD (ms) tWD - CTW characteristics 103 Ta = -40 C 102 Ta = +25 C 101 1 Ta = +85 C 10-1 CTP = 0.01 F 10-5 10-4 10-3 10-2 10-1 1 101 Watchdog timer monitoring time setting capacitance CTW (F) Document Number: 002-08556 Rev. *A Page 18 of 26 MB3793-34A 11. Application Example 11.1 Supply voltage monitor and watchdog timer 11.1.1 1-clock monitor VCC 5 VCC 2 CTW RESET 1 MB3793 VCC RESET CTW* 3 CTP CTP* CK1 8 Microprocessor CK 6 INH GND 4 CK2 7 GND GND * : Use a capacitor with less leakage current. 11.1.2 2-clock monitor VCC 5 VCC 2 CTW RESET 1 RESET MB3793 CTW* CTP* 3 CTP CK1 8 Microprocessor1 CK GND RESET VCC Microprocessor2 CK GND 6 INH VCC GND CK2 7 4 GND * : Use a capacitor with less leakage current. Document Number: 002-08556 Rev. *A Page 19 of 26 MB3793-34A 11.2 Supply voltage monitor and watchdog timer stop VCC 2 CTW 5 VCC RESET 1 RESET MB3793 3 CTP Microprocessor1 HALT CK CK1 8 CTW* CTP* VCC RESET Microprocessor2 CK GND HALT GND GND 6 INH VCC CK2 7 4 GND * : Use a capacitor with less leakage current. 3. Setting of compulsory reset VCC 5 VCC 2 CTW 10 k RESET 1 MB3793 RESIN RESET CTW* CTP* 3 CTP VCC CK1 8 Microprocessor CK 6 INH GND 4 CK2 7 GND GND * : Use a capacitor with less leakage current. It is possible for the RESET pin to fix to "L" if the CTP pin is short-circuited to GND. Take care not to change the value of the CTP capacity because of the influence of Tr that is used at the time. Document Number: 002-08556 Rev. *A Page 20 of 26 MB3793-34A 12. Usage Precaution 1. Do not configure the IC over the maximum ratings If the lC is used over the maximum ratings, the LSl may be permanently damaged. It is preferable for the device to normally operate within the recommended usage conditions. Usage outside of these conditions can have a bad effect on the reliability of the LSI. 2. Use the devices within recommended operating conditions The recommended operating conditions are under which the LSl is guaranteed to operate. The electrical ratings are guaranteed when the device is used within the recommended operating conditions and under the conditions stated for each item. 3. Printed circuit board ground lines should be set up with consideration for common impedance 4. Take appropriate measures against static electricity * Containers for semiconductor materials should have anti-static protection or be made of conductive material. * After mounting, printed circuit boards should be stored and shipped in conductive bags or containers. * Work platforms, tools, and instruments should be properly grounded. * Working personnel should be grounded with resistance of 250 k to 1 M between body and ground. 5. Do not apply negative voltages The use of negative voltages below -0.3 V may create parasitic transistors on LSI lines, which can cause malfunctions. 13. Ordering Information Part number MB3793-34APNF Document Number: 002-08556 Rev. *A Package Remarks 8-pin plastic SOP (FPT-8P-M02) Page 21 of 26 MB3793-34A 14. RoHS Compliance Information of Lead (Pb) Free version The LSI products of Cypress with "E1" are compliant with RoHS Directive , and has observed the standard of lead, cadmium, mercury, Hexavalent chromium, polybrominated biphenyls (PBB) , and polybrominated diphenyl ethers (PBDE). The product that conforms to this standard is added "E1" at the end of the part number. 15. Labeling Sample (Lead free version) Lead-free mark JEITA logo MB123456P - 789 - GE1 (3N) 1MB123456P-789-GE1 1000 (3N)2 1561190005 107210 JEDEC logo G Pb QC PASS PCS 1,000 MB123456P - 789 - GE1 ASSEMBLED IN JAPAN 2006/03/01 MB123456P - 789 - GE1 1/1 0605 - Z01A 1000 1561190005 "ASSEMBLED IN CHINA" is printed on the label of a product assembled in China. The part number of a lead-free product has the trailing characters "E1". 16. Marking Format (Lead Free version) Lead Free version 3793AJ XXXX E1 XXX Document Number: 002-08556 Rev. *A SOP-8 (FPT-8P-M02) Page 22 of 26 MB3793-34A 17. MB3793-34APNF Recommended Conditions Of Moisture Sensitivity Level Item Condition Mounting Method IR (infrared reflow) , Manual soldering (partial heating method) Mounting times 2 times Storage period Before opening Please use it within two years after Manufacture. From opening to the 2nd reflow Less than 8 days When the storage period after opening was exceeded Please processes within 8 days after baking (125C, 24H) Storage conditions 5C to 30C, 70%RH or less (the lowest possible humidity) [Temperature Profile for FJ Standard IR Reflow] 1. IR (infrared reflow) 260 C 255 C Main heating 170 C to 190 C (b) RT (a) (c) (d) (e) (d') H rank : 260C Max (a) Temperature Increase gradient (b) Preliminary heating (c) Temperature Increase gradient (d) Peak temperature (d') Main heating (e) Cooling : Average 1C/s to 4C/s : Temperature 170C to 190C, 60s to 180s : Average 1C/s to 4C/s : Temperature 260C Max; 255C or more, 10s or less : Temperature 230C or more, 40s or less or Temperature 225C or more, 60s or less or Temperature 220C or more, 80s or less : Natural cooling or forced cooling Note : Temperature : the top of the package body 2. Manual soldering (partial heating method) Conditions Times : Temperature 400C Max : 5 s max/pin Document Number: 002-08556 Rev. *A Page 23 of 26 MB3793-34A 18. Package Dimensions 8-pin plastic SOP Lead pitch 1.27 mm Package width x package length 3.9 x 5.05 mm Lead shape Gullwing Sealing method Plastic mold Mounting height 1.75 mm MAX Weight 0.06 g (FPT-8P-M02) 8-pin plastic SOP (FPT-8P-M02) +0.25 Note 1) *1 : These dimensions include resin protrusion. Note 2) *2 : These dimensions do not include resin protrusion. Note 3) Pins width and pins thickness include plating thickness. Note 4) Pins width do not include tie bar cutting remainder. +.010 +0.03 *1 5.05 -0.20 .199 -.008 0.22 -0.07 +.001 .009 -.003 8 5 *2 3.900.30 6.000.40 (.154.012) (.236.016) Details of "A" part 45 1.550.20 (Mounting height) (.061.008) 0.25(.010) 0.40(.016) 1 "A" 4 1.27(.050) 0.440.08 (.017.003) 0.13(.005) 0~8 M 0.500.20 (.020.008) 0.600.15 (.024.006) 0.150.10 (.006.004) (Stand off) 0.10(.004) (c)2002-2008 FUJITSU MICROELECTRONICS LIMITED F08004S-c-4-8 C 2002 FUJITSU LIMITED F08004S-c-4-7 Document Number: 002-08556 Rev. *A Dimensions in mm (inches). Note: The values in parentheses are reference values. Page 24 of 26 MB3793-34A Document History Spansion Publication Number: DS04-27407-1E Document Title: MB3793-34A Power-Voltage Monitoring IC with Watchdog Timer Document Number: 002-08556 Revision ECN Orig. of Change Submission Date ** -- TAOA 11/30/2009 Migrated to Cypress and assigned document number 002-08556. No change to document contents or format. *A 5199120 TAOA 03/31/2016 Updated to Cypress format. Document Number: 002-08556 Rev. *A Description of Change Page 25 of 26 MB3793-34A Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. PSoC(R) Solutions Products ARM(R) Cortex(R) Microcontrollers Automotive cypress.com/arm cypress.com/automotive Clocks & Buffers Interface Lighting & Power Control Memory cypress.com/clocks cypress.com/interface cypress.com/powerpsoc cypress.com/memory PSoC cypress.com/psoc Touch Sensing PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP Cypress Developer Community Community | Forums | Blogs | Video | Training Technical Support cypress.com/support cypress.com/touch USB Controllers Wireless/RF cypress.com/psoc cypress.com/usb cypress.com/wireless (c) Cypress Semiconductor Corporation 2009-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited. CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products. Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners. Document Number: 002-08556 Rev. *A Revised March 31, 2016 Page 26 of 26