FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet 1.0 Features * * * * * * * * * Just-in-time customization of clock frequencies via internal non-volatile 128-bit serial EEPROM I2CTM-bus serial interface Three on-chip PLLs with programmable reference and feedback dividers Four independently programmable muxes and post dividers Programmable power-down of all PLLs and output clock drivers Tristate outputs for board testing One PLL and two mux/post-divider combinations can be modified via SEL_CD input 5V to 3.3V operation Accepts 5MHz to 27MHz crystal resonators 2.0 Description The FS6370 is a CMOS clock generator IC designed to minimize cost and component count in a variety of electronic systems. Three EEPROMprogrammable phase-locked loops (PLLs) driving four programmable muxes and post dividers provide a high degree of flexibility. An internal EEPROM permits just-in-time factory programming of devices for end user requirements. 1 16 VDD SEL_CD 2 15 CLK_A PD/SCL 3 14 VDD VSS 4 13 CLK_B XIN 5 12 CLK_C XOUT 6 11 VSS OE/SDA 7 10 CLK_D VDD 8 9 MODE FS6370 VSS Figure 1: Pin Configuration AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com 1 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC XIN Reference Oscillator XOUT Mux A Post Divider A CLK_A Mux B Post Divider B CLK_B Mux C Post Divider C CLK_C Mux D Post Divider D CLK_D PLL A Power Down Control MODE PLL B PD/SCL Data Sheet I2C-bus Interface OE/SDA PLL C EEPROM SEL_CD FS6370 Figure 2: Block Diagram Table 1: Pin Descriptions Pin Type Name Description 1 P VSS Ground 2 DIU SEL_CD Selects one of two programmed PLL C, Mux C/D and post divider C/D combinations 3 DIU PD/SCL Power-down input (run mode) or serial interface clock input (program mode) 4 P VSS Ground 5 AI XIN Crystal oscillator feedback 6 AO XOUT Crystal oscillator drive 7 DIUO OE/SDA Output enable input (run mode) or serial interface data input/output (program mode) 8 P VDD Power supply (5V to 3.3V) 9 DIU MODE Selects either program mode (low) or run mode (high) 10 DO CLK_D D clock output 11 P VSS Ground C clock output 12 DO CLK_C 13 DO CLK_B B clock output 14 P VDD Power supply (5V to 3.3V) 15 DO CLK_A A clock output 16 P VDD Power supply (5V to 3.3V) Key: AI = Analog Input; AO = Analog Output; DI = Digital Input; DIU = Input with Internal Pull-Up; DID = Input with Internal Pull-Down; DIO = Digital Input/Output; DI-3 = Three-Level Digital Input, DO = Digital Output; P = Power/Ground; # = Active Low pin AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com 2 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet 3.0 Functional Block Description 3.1 Phase Locked Loops (PLLs) Each of the three on-chip PLLs is a standard phase- and frequency-locked loop architecture that multiplies a reference frequency to a desired frequency by a ratio of integers. This frequency multiplication is exact. As shown in Figure 3, each PLL consists of a reference divider, a phase-frequency detector (PFD), a charge pump, an internal loop filter, a voltage-controlled oscillator (VCO), and a feedback divider. During operation, the reference frequency (fREF), generated by the on-board crystal oscillator, is first reduced by the reference divider. The divider value is often referred to as the modulus, and is denoted as NR for the reference divider. The divided reference is fed into the PFD. The PFD controls the frequency of the VCO (fVCO) through the charge pump and loop filter. The VCO provides a high-speed, low noise, continuously variable frequency clock source for the PLL. The output of the VCO is fed back to the PFD through the feedback divider (the modulus is denoted by NF) to close the loop. LFTC Loop Filter REFDIV[7:0] CP fREF Reference Divider UP PhaseFrequency Detector (NR) Voltage Controlled Oscillator Charge Pump DOWN fVCO FBKDIV[10:0] fPD Feedback Divider (NF) Figure 3: PLL Block Diagram The PFD will drive the VCO up or down in frequency until the divided reference frequency and the divided VCO frequency appearing at the inputs of the PFD are equal. The input/output relationship between the reference frequency and the VCO frequency is: aeN fVCO = f REF cc F e NR o // o 3.1.1 Reference Divider The reference divider is designed for low phase jitter. The divider accepts the output of the reference oscillator and provides a divided-down frequency to the PFD. The reference divider is an 8-bit divider, and can be programmed for any modulus from 1 to 255 by programming the equivalent binary value. A divide-by-256 can also be achieved by programming the eight bits to 00h. 3.1.2 Feedback Divider The feedback divider is based on a dual-modulus pre-scaler technique. The technique allows the same granularity as a fully programmable feedback divider, while still allowing the programmable portion to operate at low speed. A high-speed pre-divider (also called a pre-scaler) is placed between the VCO and the programmable feedback divider because of the high speeds at which the VCO can operate. The dual-modulus technique insures reliable operation at any speed that the VCO can achieve and reduces the overall power consumption of the divider. AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 3 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet For example, a fixed divide-by-eight pre-scaler could have been used in the feedback divider. Unfortunately, a divide-by-eight would limit the effective modulus of the entire feedback divider to multiples of eight. This limitation would restrict the ability of the PLL to achieve a desired input-frequency-tooutput-frequency ratio without making both the reference and feedback divider values comparatively large. Generally, very large values are undesirable as they degrade the bandwidth of the PLL, increasing phase jitter and acquisition time. To understand the operation of the feedback divider, refer to Figure 4. The M-counter (with a modulus always equal to M) is cascaded with the dualmodulus pre-scaler. The A-counter controls the modulus of the pres-caler. If the value programmed into the A-counter is A, the pre-scaler will be set to divide by N+1 for A pre-scaler outputs. Thereafter, the prescaler divides by N until the M-counter output resets the A-counter, and the cycle begins again. Note that N=8, and A and M are binary numbers. fVCO Dual Modulus Prescaler M Counter FBKDIV[2:0] FBKDIV[10:3] fPD A Counter Figure 4: Feedback Divider Suppose that the A-counter is programmed to zero. The modulus of the pre-scaler will always be fixed at N; and the entire modulus of the feedback divider becomes MxN. Next, suppose that the A-counter is programmed to a one. This causes the pre-scaler to switch to a divide-by-N+1 for its first divide cycle and then revert to a divide-by-N. In effect, the A-counter absorbs (or "swallows") one extra clock during the entire cycle of the feedback divider. The overall modulus is now seen to be equal to MxN+1. This example can be extended to show that the feedback divider modulus is equal to MxN+A, where A<M. 3.1.3 Feedback Divider Programming For proper operation of the feedback divider, the A-counter must be programmed only for values that are less than or equal to the M-counter. Therefore, not all divider moduli below 56 are available for use. This is shown in Table 2. Above a modulus of 56, the feedback divider can be programmed to any value up to 2047. Table 2: Feedback Divider Modulus Under 56 M-Counter: FBKDIV[10:3] A-Counter: FBKDIV[2:0] 000 001 010 011 100 101 110 111 00000001 8 9 - - - - - - 00000010 16 17 18 - - - - - 00000011 24 25 26 27 - - - - 00000100 32 33 34 35 36 - - - 00000101 40 41 42 43 44 45 - - 00000110 48 49 50 51 52 53 54 - 00000111 56 57 58 59 60 61 62 63 Feedback Divider Modulus AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 4 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet 3.2 Post Divider Muxes As shown in Figure 2, a mux in front of each post divider stage can select from any one of the three PLL frequencies or the reference frequency. The mux selection is controlled by bits in the EEPROM or the control registers. The input frequency on two of the four multiplexers (muxes C and D in Figure 2) can be altered without reprogramming by a logic-level input on the SEL_CD pin. 3.3 Post Dividers A post divider performs several useful functions. First, it allows the VCO to be operated in a narrower range of speeds compared to the variety of output clock speeds that the device is required to generate. Second, it changes the basic PLL equation to: aeN f CLK = f REF cc F e NR oae 1 o //cc // oe N P o where NP is the post divider modulus. The extra integer in the denominator permits more flexibility in the programming of the loop for many applications where frequencies must be achieved exactly. The modulus on two of the four post dividers (post dividers C and D in Figure 2) can be altered without reprogramming by a logic level on the SEL_CD pin. 4.0 Device Operation The FS6370 has two modes of operation: * Program mode: during which either the EEPROM or the FS6370 control registers can be programmed directly with the desired PLL settings * Run mode: where the PLL settings stored the EEPROM are transferred to the FS6370 control registers on power-up, and the device then operates based on those settings Note that the EEPROM locations are not physically the same registers used to control the FS6370. Direct access to either the EEPROM or the FS6370 control registers is achieved in program mode. The EEPROM register contents are automatically transferred to the FS6370 control registers in normal device operation (run mode). 4.1 MODE Pin The MODE pin controls the mode of operation. A logic-low places the FS6370 in program mode. A logic-high puts the device in run mode. A pull-up on this pin defaults the device into run mode. Reprogramming of either the control registers or the EEPROM is permitted at any time if the MODE pin is a logic-low. Note, however, that a logic-high state on the MODE pin is latched so that only one transfer of EEPROM data to the FS6370 control registers can occur. If a second transfer of EEPROM data into the FS6370 is desired, power (VDD) must be removed and reapplied to the device. The MODE pin also controls the function of the PD/SCL and OE/SDA pins. In run mode, these two pins function as power-down (PD) and output enable (OE) controls. In program mode, the pins function as the I2C interface for clock (SCL) and data (SDA). 4.2 SEL_CD Pin The SEL_CD pin provides a way to alter the operation of PLL C, muxes C and D, and post dividers C and D without having to reprogram the device. A logic-low on the SEL_CD pin selects the control bits with a "C1" or "D1" notation, per Table 3. A logic-high on the SEL_CD pin selects the control bits with "C2" or "D2" notation, per Table 3. Note that changing between two running frequencies using the SEL_CD pin may produce glitches in the output, especially if the post-divider(s) is/are altered. AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 5 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet 4.3 Oscillator Overdrive For applications where an external reference clock is provided (and the crystal oscillator is not required), the reference clock should be connected to XOUT and XIN must be left unconnected (float). For best results, make sure the reference clock signal is as jitter-free as possible, can drive a 40pF load with fast rise and fall times, and can swing rail-torail. If the reference clock is not a rail-to-rail signal, the reference must be AC coupled to XOUT through a 0.01F or 0.1F capacitor. A minimum 1V peak-topeak signal is required to drive the internal differential oscillator buffer. 5.0 Run Mode If the MODE pin is set to a logic-high, the device enters the run mode. The high state is latched (see MODE pin). The FS6370 then copies the stored EEPROM data into its control registers and begins normal operation based on that data when the self-load is complete. The self-load process takes about 89,000 clocks of the crystal oscillator. During the self-load time, all clock outputs are held low. At a reference frequency of 27MHz, the self-load takes about 3.3ms to complete. If the EEPROM is empty (all zeros), the crystal reference frequency provides the clock for all four outputs. No external programming access to the FS6370 is possible in run mode. The dual-function PD/SCL and OE/SDA pins become a power-down (PD) and output enable (OE) control, respectively. 5.1 Power-Down and Output Enable A logic-high on the PD/SCL pin powers down only those portions of the FS6370 which have their respective power-down control bits enabled. Note that the PD/SCL pin has an internal pull-up. When a post divider is powered down, the associated output driver is forced low. When all PLLs and post dividers are powered down the crystal oscillator is also powered down. The XIN pin is forced low, and the XOUT pin is pulled high. A logic-low on the OE/SDA pin tristates all output clocks. Note that this pin has an internal pull-up. 6.0 Program Mode If the MODE pin is logic-low, the device enters the program mode. All internal registers are cleared to zero, delivering the crystal frequency to all outputs. The device allows programming of either the internal 128-bit EEPROM or the on-chip control registers via I2C control over the PD/SCL and OE/SDA pins. The EEPROM and the FS6370 act as two separate parallel devices on the same on-chip I2C-bus. Choosing either the EEPROM or the device control registers is done via the I2C device address. The dual-function PD/SCL and OE/SDA pins become the serial data I/O (SDA) and serial clock input (SCL) for normal I2C communications. Note that powerdown and output enable control via the PD/SCL and OE/SDA pins is not available. 6.1 EEPROM Programming Data must be loaded into the EEPROM in a most-significant-bit (MSB) to least-significant-bit (LSB) order. The register map of the EEPROM is noted in Table 3. The device address of the EEPROM is: A6 A5 A4 A3 A2 A1 A0 1 0 1 0 X X X AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 6 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet 6.1.1 Write Operation The EEPROM can only be written to with the random register write procedure (see Section 8.2.2). The procedure consists of the device address, the register address, a R/W bit, and one byte of data. Following the STOP condition, the EEPROM initiates its internally timed 4ms write cycle, and commits the data byte to memory. No acknowledge signals are generated during the EEPROM internal write cycle. If a stop bit is transmitted before the entire write command sequence is complete, then the command is aborted and no data is written to memory. If more than eight bits are transmitted before the stop bit is sent, then the EEPROM will clear the previously loaded data byte and will begin loading the data buffer again. 6.1.2 Acknowledge Polling The EEPROM does not acknowledge while it internally commits data to memory. This feature can be used to increase data throughput by determining when the internal write cycle is complete. The process is to initiate the random register write procedure with a START condition, the EEPROM device address, and the write command bit (R/W=0). If the EEPROM has completed its internal 4ms write cycle, the EEPROM will acknowledge on the next clock, and the write command can continue. If the EEPROM has not completed the internal 4ms write cycle, the random register write procedure must be restarted by sending the START condition, device address and R/W bit. This sequence must be repeated until the EEPROM acknowledges. 6.1.3 Read Operation The EEPROM supports both the random register read procedure and the sequential register read procedure (both are outlined in Section 6). For sequential read operations, the EEPROM has an internal address pointer that increments by one at the end of each read operation. The pointer directs the EEPROM to transmit the next sequentially addressed data byte, allowing the entire memory contents to be read in one operation. 6.2 Direct Register Programming The FS6370 control registers may be directly accessed by simply using the FS6370 device address in the read or write operations. The operation of the device will follow the register values. The register map of the FS6370 is identical to that of the EEPROM shown in Table 3. The FS6370 supports the random read and write procedures, as well as the sequential read and write procedures described in Section 8. The device address for the FS6370 is: A6 A5 A4 A3 A2 A1 A0 1 0 1 1 1 0 0 7.0 Cost Reduction Migration Path The FS6370 is compatible with the programmable register-based FS6377 or a fixed-frequency ROM-based clock generator. Attention should be paid to the board layout if a migration path to either of these devices is desired. 7.1 Programming Migration Path If the design can support I2C programming overhead, a cost reduction from the EEPROM-based FS6370 to the register-based FS6377 is possible. Figure 5 shows the five pins that may not be compatible between the various devices if programming of the FS6370 or the FS6377 is desired. AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 7 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC VSS (FS6370) PD/SCL VDD (FS6377) SEL_CD (FS6370) 1 16 2 15 CLK_A 14 VDD 13 CLK_B 12 CLK_C 11 VSS 7 10 CLK_D 8 9 FS6370 / FS6377 (FS6370) SDA 3 PD (FS6377) OE/SDA (FS6370) OE (FS6377) VSS 4 XIN 5 XOUT 6 VDD Data Sheet SCL (FS6377) MODE (FS6370) ADDR (FS6377) Figure 5: FS6370 to FS6377 7.2 Non-Programming Migration Path If the design has solidified on a particular EEPROM programming pattern, the EEPROM pattern can be hard-coded into a ROM-based device. For highvolume requirements, a ROM-based device offers significant cost savings over the FS6370. Contact an AMIS sales representative for more detail. 8.0 I2C-bus Control Interface This device is a read/write slave device meeting all Philips I2C-bus specifications except a "general call." The bus has to be controlled by a master device that generates the serial clock SCL, controls bus access and generates the START and STOP conditions while the device works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode is activated. A device that sends data onto the bus is defined as the transmitter, and a device receiving data as the receiver. I2C-bus logic levels noted herein are based on a percentage of the power supply (VDD). A logic-one corresponds to a nominal voltage of VDD, while a logiclow corresponds to ground (VSS). 8.1 Bus Conditions Data transfer on the bus can only be initiated when the bus is not busy. During the data transfer, the data line (SDA) must remain stable whenever the clock line (SCL) is high. Changes in the data line while the clock line is high will be interpreted by the device as a START or STOP condition. The following bus conditions are defined by the I2C-bus protocol. 8.1.1 Not Busy Both the data (SDA) and clock (SCL) lines remain high to indicate the bus is not busy. 8.1.2 START Data Transfer A high to low transition of the SDA line while the SCL input is high indicates a START condition. All commands to the device must be preceded by a START condition. 8.1.3 STOP Data Transfer A low to high transition of the SDA line while SCL is held high indicates a STOP condition. All commands to the device must be followed by a STOP condition. AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 8 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet 8.1.4 Data Valid The state of the SDA line represents valid data if the SDA line is stable for the duration of the high period of the SCL line after a START condition occurs. The data on the SDA line must be changed only during the low period of the SCL signal. There is one clock pulse per data bit. Each data transfer is initiated by a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is determined by the master device, and can continue indefinitely. However, data that is overwritten to the device after the first 16 bytes will overflow into the first register, then the second, and so on, in a first-in, first-overwritten fashion. 8.1.5 Acknowledge When addressed, the receiving device is required to generate an acknowledge after each byte is received. The master device must generate an extra clock pulse to coincide with the acknowledge bit. The acknowledging device must pull the SDA line low during the high period of the master acknowledge clock pulse. Setup and hold times must be taken into account. The master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been read (clocked) out of the slave. In this case, the slave must leave the SDA line high to enable the master to generate a STOP condition. 8 . 2 I 2C - b u s O p e r a t i o n All programmable registers can be accessed randomly or sequentially via this bi-directional two wire digital interface. The device accepts the following I2C-bus commands. 8.2.1 Device Address After generating a START condition, the bus master broadcasts a seven-bit device address followed by a R/W bit. The device address of the FS6370 is: A6 A5 A4 A3 A2 A1 A0 1 0 1 1 1 0 0 Any one of eight possible addresses are available for the EEPROM. The least significant three bits are don't care's. A6 A5 A4 A3 A2 A1 A0 1 0 1 0 X X X 8.2.2 Random Register Write Procedure Random write operations allow the master to directly write to any register. To initiate a write procedure, the R/W bit that is transmitted after the sevenbit device address is a logic-low. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is written into the slave's address pointer. Following an acknowledge by the slave, the master is allowed to write eight bits of data into the addressed register. A final acknowledge is returned by the device, and the master generates a STOP condition. If either a STOP or a repeated START condition occurs during a register write, the data that has been transferred is ignored. 8.2.3 Random Register Read Procedure Random read operations allow the master to directly read from any register. To perform a read procedure, the R/W bit that is transmitted after the sevenbit address is a logic-low, as in the register write procedure. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is then written into the slave's address pointer. Following an acknowledge by the slave, the master generates a repeated START condition. The repeated START terminates the write procedure, but not until after the slave's address pointer is set. The slave address is then resent, with the R/W bit set this time to a logic-high, indicating to the slave that data will be read. The slave will acknowledge the device address, and then transmits the eight-bit word. The master does not acknowledge the transfer but does generate a STOP condition. AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 9 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet 8.2.4 Sequential Register Write Procedure Sequential write operations allow the master to write to each register in order. The register pointer is automatically incremented after each write. This procedure is more efficient than the random register write if several registers must be written. To initiate a write procedure, the R/W bit that is transmitted after the seven-bit device address is a logic-low. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is written into the slave's address pointer. Following an acknowledge by the slave, the master is allowed to write up to 16 bytes of data into the addressed register before the register address pointer overflows back to the beginning address. An acknowledge by the device between each byte of data must occur before the next data byte is sent. Registers are updated every time the device sends an acknowledge to the host. The register update does not wait for the STOP condition to occur. Registers are therefore updated at different times during a sequential register write. 8.2.5 Sequential Register Read Procedure Sequential read operations allow the master to read from each register in order. The register pointer is automatically incremented by one after each read. This procedure is more efficient than the random register read if several registers must be read. To perform a read procedure, the R/W bit that is transmitted after the seven-bit address is a logic-low, as in the register write procedure. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is then written into the slave's address pointer. Following an acknowledge by the slave, the master generates a repeated START condition. The repeated START terminates the write procedure, but not until after the slave's address pointer is set. The slave address is then resent, with the R/W bit set this time to a logic-high, indicating to the slave that data will be read. The slave will acknowledge the device address, and then transmits all 16 bytes of data starting with the initial addressed register. The register address pointer will overflow if the initial register address is larger than zero. After the last byte of data, the master does not acknowledge the transfer but does generate a STOP condition. AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 10 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC S DEVICE ADDRESS W A REGISTER ADDRESS 7-bit Receive Device Address A DATA Register Address A P Data Acknowledge Acknowledge START Command Data Sheet STOP Condition Acknowledge WRITE Command From bus host to device From device to bus host Figure 6: Random Register Write Procedure S DEVICE ADDRESS W A REGISTER ADDRESS 7-bit Receive Device Address A S DEVICE ADDRESS DATA 7-bit Receive Device Address Register Address Acknowledge START Command R A Data Acknowledge WRITE Command STOP Condition Acknowledge Repeat START From bus host to device A P NO Acknowledge READ Command From device to bus host Figure 7: Random Register Read Procedure S DEVICE ADDRESS W A 7-bit Receive Device Address REGISTER ADDRESS A DATA Register Address Acknowledge START Command A DATA DATA Data Data Acknowledge A Data Acknowledge Acknowledge Acknowledge STOP Command WRITE Command From bus host to device A P From device to bus host Figure 8: Sequential Register Write Procedure S DEVICE ADDRESS 7-bit Receive Device Address W A REGISTER ADDRESS Register Address Acknowledge START Command WRITE Command From bus host to device A S DEVICE ADDRESS R A 7-bit Receive Device Address DATA www.amis.com. DATA Acknowledge Repeat START Acknowledge READ Command From device to bus host 11 A P Data Data Figure 9: Sequential Register Read Procedure AMI Semiconductor - Rev. 2.0, Mar. 05 A Acknowledge NO Acknowledge STOP Command FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet 9.0 Programming Information Table 3: Register Map (Note: All register bits are cleared to zero on power-up.) Address Byte 15 Bit 7 Bit 6 Bit 5 MUX_D2[1:0] (selected via SEL_CD = 1) Bit 4 MUX_C2[1:0] (selected via SEL_CD = 1) Bit 3 Bit 2 Bit 1 PDPOST_D PDPOST_C PDPOST_B Byte 14 POST_D2[3:0] (selected via SEL_CD = 1) POST_C2[3:0] (selected via SEL_CD = 1) Byte 13 POST_D1[3:0] (selected via SEL_CD = 0) POST_C1[3:0] (selected via SEL_CD = 0) Byte 12 POST_B[3:0] POST_A[3:0] Byte 11 MUX_D1[1:0] (selected via SEL_CD = 0) Reserved (0) CP_C2 (SEL_CD=1) FBKDIV_C2[7:3] M-Counter (selected via SEL_CD pin = 1) Byte 10 PDPOST_A FBKDIV_C2[10:8] M-Counter (selected via SEL_CD pin = 1) FBKDIV_C2[2:0] A-Counter (selected via SEL_CD pin = 1) REFDIV_C2[7:0] (selected via SEL_CD pin = 1) Byte 9 Byte 8 LFTC_C2 (SEL_CD=1) Bit 0 MUX_C1[1:0] (selected via SEL_CD = 0) PDPLL_C FBKDIV_C1[10:8] M-Counter (selected via SEL_CD = 0) FBKDIV_C1[2:0] A-Counter (selected via SEL_CD = 1) REFDIV_C1[7:0] (selected via SEL_CD = 0) Byte 6 MUX_B[1:0] PDPLL_B CP_B LFTC_B FBKDIV_B[7:3] M-Counter Byte 4 Byte 3 Byte 2 CP_C1 (SEL_CD=0) FBKDIV_C1[7:3] M-Counter (selected via SEL_CD = 0) Byte 7 Byte 5 LFTC_C1 (SEL_CD=0) FBKDIV_B[10:8] M-Counter FBKDIV_B[2:0] A-Counter REFDIV_B[7:0] MUX_A[1:0] Byte 1 PDPLL_A LFTC_A CP_A FBKDIV_A[7:3] M-Counter Byte 0 FBKDIV_A[10:8] M-Counter FBKDIV_A[2:0] A-Counter REFDIV_A[7:0] 9.1 Control Bit Assignments If any PLL control bit is altered during device operation, including those bits controlling the reference and feedback dividers, the output frequency will slew smoothly (in a glitch-free manner) to the new frequency. The slew rate is related to the programmed loop filter time constant. However, any programming changes to any mux or post divider control bits will cause a glitch on an operating clock output. 9.1.1 Power-Down All power-down functions are controlled by enable bits. That is, the bits select which portions of the FS6370 to power-down when the PD input is asserted. If the power-down bit contains a one, the related circuit will shut down if the PD pin is high (run mode only). When the PD pin is low, power is enabled to all circuits. If the power-down bit contains a zero, the related circuit will continue to function regardless of the PD pin state. AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 12 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet Table 4: Power-Down Bits Table 5: Divider Control Bits Name Name Description REFDIV_A[7:0] (Bits 7-0) REFDIV_B[7:0] (Bits 31-24) REFDIV_C1[7:0] (Bits 55-48) REFDIV_C2[7:0] (Bits 79-72) Reference Divider A (NR) FBKDIV_A[10:0] (Bits 18-8) FBKDIV_A[2:0] A-Counter value FBKDIV_A[10:3] M-Counter value PDPLL_A (Bit 21) PDPLL_B (Bit 45) PDPLL_C (Bit 69) Reserved (0) (Bit 69) Description Power-Down PLL A Bit = 0 Bit = 1 Power-Down PLL B Bit = 0 Bit = 1 Power-Down PLL C Bit = 0 Bit = 1 Power on Power off Power on Power off Reference Divider B (NR) Reference Divider C1 (NR) selected when the SEL-CD pin = 0 Reference Divider C2 (NR) selected when the SEL-CD pin = 1 Feedback Divider A (NF) Power on Power off Set these reserved bits to zero (0) Power-Down POST divider A PDPOST_A (Bit 120) Bit = 0 Power on Bit = 1 Power off Feedback Divider B (NF) Power-Down POST divider B PDPOST_B (Bit 121) Bit = 0 Power on Bit = 1 Power off Bit = 0 Bit = 1 Power on FBKDIV_C1[10:3] Power off Bit = 0 Power on Bit = 1 Power off FBKDIV_C2[10:0] (Bits 90-80) Table 6: Post Divider Control Bits Name POST divider A (see Table 7) POST_B[3:0] (Bits 103-100) POST divider B (see Table 7) POST_C1[3:0] (Bits 107-104) POST divider C1 (see Table 7) selected when the SEL_CD pin = 0 POST_C2[3:0] (Bits 115-112) POST divider C2 (see Table 7) selected when the SEL_CD pin = 1 POST_D1[3:0] (Bits 111-108) POST divider D1 (see Table 7) selected when the SEL_CD pin = 0 POST_D2[3:0] (Bits 119-116) POST divider D2 (see Table 7) selected when the SEL_CD pin = 1 AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. FBKDIV_C2[2:0] A-Counter value FBKDIV_C2[10:3] M-Counter value Table 7: Post Divider Modulus Description POST_A[3:0] (Bits 99-96) M-Counter value Feedback Divider C2 (NF) selected when the SEL-CD pin = 1 Power-Down POST divider D PDPOSTD (Bit 123) A-Counter value FBKDIV_B[10:3] M-Counter value Feedback Divider C1 (NF) selected when the SEL-CD pin = 0 FBKDIV_C1[2:0] A-Counter value FBKDIV_C1[10:0] (Bits 66-56) Power-Down POST divider C PDPOSTC (Bit 122) FBKDIV_B[2:0] FBKDIV_B[10:0] (Bits 42-32) 13 Bit [3] Bit [2] Bit [1] Bit [0] Divide By 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 2 3 4 5 6 8 9 10 12 15 16 18 20 25 50 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Table 8: PLL Tuning Bits Table 9: Mux Select Bits Name Name LFTC_A (Bit 20) LFTC_B (Bit 44) LFTC_C1 (Bit 68) LFTC_C2 (Bit 92) Description Loop Filter Time Constant A Short time constant: 7ms Bit = 0 Bit = 1 MUX_A[1:0] (Bits 23-22) Long time constant: 20ms Bit = 1 Loop Filter Time Constant C1 selected when the SEL_CD pin = 0 Short time constant: 7ms Bit = 0 Long time constant: 20ms Bit = 1 CP_C1 (Bit 67) CP_C2 (Bit 91) Bit 22 0 0 Reference frequency 0 1 PLL A frequency 1 0 PLL B frequency 1 1 PLL C frequency MUX B Frequency Select Loop Filter Time Constant C2 selected when the SEL_CD pin = 1 Short time constant: 7ms Bit = 0 MUX_B[1:0] (Bits 47-46) Long time constant: 20ms Bit = 0 Current = 2mA Bit = 1 Current = 10mA Bit = 0 Current = 2mA Bit = 1 Current = 10mA Bit 47 Bit 46 0 0 Reference frequency 0 1 PLL A frequency 1 0 PLL B frequency 1 1 PLL C frequency MUX C1 Frequency Select selected when the SEL_CD pin = 0 Charge Pump B CP_B (Bit 43) Bit 23 Long time constant: 20ms Charge Pump A CP_A (Bit 19) Description MUX A Frequency Select Loop Filter Time Constant B Short time constant: 7ms Bit = 0 Bit = 1 Data Sheet MUX_C1[1:0] (Bits 71-70) Charge Pump C1 selected when the SEL_CD pin = 0 Current = 2mA Bit = 0 Bit 71 Bit 70 0 0 Reference frequency 0 1 PLL A frequency 1 0 PLL B frequency 1 1 PLL C frequency MUX C2 Frequency Select selected when the SEL_CD pin = 1 Current = 10mA Bit = 1 Charge Pump C2 selected when the SEL_CD pin = 1 Current = 2mA Bit = 0 Bit = 1 MUX_C2[1:0] (Bits 125-124) Current = 10mA Bit 125 Bit 124 0 0 Reference frequency 0 1 PLL A frequency 1 0 PLL B frequency 1 1 PLL C frequency MUX D1 Frequency Select selected when the SEL_CD pin = 0 MUX_D1[1:0] (Bits 95-94) Bit 95 Bit 94 0 0 Reference frequency 0 1 PLL A frequency 1 0 PLL B frequency 1 1 PLL C frequency MUX D2 Frequency Select selected when the SEL_CD pin = 1 MUX_D2[1:0] (Bits 127-126) AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 14 Bit 127 Bit 126 0 0 Reference frequency 0 1 PLL A frequency 1 0 PLL B frequency 1 1 PLL C frequency FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet 10.0 Electrical Specifications Table 10: Absolute Maximum Ratings Parameter Symbol Min. Max. Units Supply Voltage, dc (VSS = ground) VDD VSS-0.5 7 V Input Voltage, dc V1 VSS-0.5 VDD+0.5 V Output Voltage, dc VO VSS-0.5 VDD+0.5 V Input Clamp Current, dc (VI < 0 or VI > VDD) IIK -50 50 mA Output Clamp Current, dc (VI < 0 or VI > VDD) IOK -50 50 mA Storage Temperature Range (non-condensing) TS -65 150 C Ambient Temperature Range, Under Bias TA -55 125 C Junction Temperature T 150 C J Per IPC/JEDEC J-STD-020B Re-Flow Solder Profile Input Static Discharge Voltage Protection (MIL-STD 883E, Method 3015.7) 2 kV Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. These conditions represent a stress rating only, and functional operation of the device at these or any other conditions above the operational limits noted in this specification is not implied. Exposure to maximum rating conditions for extended conditions may affect device performance, functionality and reliability. CAUTION: ELECTROSTATIC SENSITIVE DEVICE Permanent damage resulting in a loss of functionality or performance may occur if this device is subjected to a high-energy electrostatic discharge. Table 11: Operating Conditions Parameter Supply Voltage Symbol Conditions/Description Min. Typ. Max. 5V 10% 4.5 5 5.5 3 3.3 3.6 Units V VDD 3.3V 10% Ambient Operating Temperature Range TA 0 70 C Crystal Resonator Frequency fXIN 5 27 MHz Crystal Resonator Load Capacitance CXL 100 kb/s 15 pF Serial Data Transfer Rate Output Driver Load Capacitance AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. Parallel resonant, AT cut Standard mode 18 10 CL 15 pF FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet Table 12: DC Electrical Specifications Parameter Overall Symbol Supply Current, Dynamic IDD Supply Current, Write IDD(write) Supply Current, Read IDD(read) Supply Current, Static Dual Function I/O (PD/SCL, OESDA) IDDL Conditions/Description VDD = 5.5V, fCLK = 50MHz, CL = 15pF See Figure 11 for more information Additional operating current demand, EEPROM program mode, VDD = 5.5V Additional operating current demand, EEPROM program mode, VDD = 5.5V VDD = 5.5V, powered down via PD pin Run mode (PD, OE) High-Level Input Voltage VIH Register program mode (SDA, SCL) EEPROM program mode (SDA, SCL) Run mode (PD, OE) Low-Level Input Voltage VIL Register program mode (SDA, SCL) EEPROM program mode (SDA, SCL) Run mode (PD, OE) Hysteresis Voltage Vhys Register program mode (SDA, SCL) EEPROM program mode (SDA, SCL) High-Level Input Current IIH Low-Level Input Current (pull-up) IIL Low-Level Output Sink Current (SDA) IOL Min. VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD = = = = = = = = = = = = = = = = = = 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V 5.5V 3.6V Run/register program mode EEPROM program mode VIL = 0V Run/register program mode, VOL = 0.4V EEPROM program mode, VOL = 0.4V Typ. Max. 43 mA 2 mA 1 mA 0.3 mA VDD+0.3 VDD+0.3 VDD+0.3 VDD+0.3 VDD+0.3 VDD+0.3 1.65 1.08 1.65 1.08 1.65 1.08 3.85 2.52 3.85 2.52 3.85 2.52 VSS-0.3 VSS-0.3 VSS-0.3 VSS-0.3 VSS-0.3 VSS-0.3 2.20 1.44 2.20 1.44 0.275 0.18 -1 -1 -20 Units -36 26 3.0 V V V 1 1 -80 mA mA mA Mode and Frequency Select Inputs (MODE, SEL_CD) High-Level Input Voltage VIH Low-Level Input Voltage VIL High-Level Input Current Low-Level Input Current (pull-up) Crystal Oscillator Feedback (XIN) IIH IIL Threshold Bias Voltage VTH High-Level Input Current IIH Low-Level Input Current Crystal Loading Capacitance* IIL CL(xtal) Input Loading Capacitance* CL(XIN) Crystal Oscillator Drive (XOUT) High-Level Output Source Current Low-Level Output Sink Current Clock Outputs (CLK_A, CLK_B, CLK_C, CLK_D) High-Level Output Source Current Low-Level Output Sink Current Output Impedance Tristate Output Current Short Circuit Source Current* Short Circuit Sink Current* VDD VDD VDD VDD VDD VDD VDD VDD = = = = = = = = 5.5V 3.6V 5.5V 3.6V 2.4 2.0 VSS-0.3 VSS-0.3 -1 -20 5.5V 3.6V 5.5V 5.5V, oscillator powered down 2.9 1.7 54 5 -25 As seen by an external crystal connected to XIN and XOUT As seen by an external clock driver on XOUT; XIN unconnected IOH IOL VDD = V(XIN) = 5.5V, VO = 0V VDD = 5.5V, V(XIN) = V0 = 5.5V IOH IOL ZOH ZOL IZ ISCH ISCL VO VO VO VO = = = = -36 -54 18 10 -10 21 -21 15 -75 30 -30 mA mA mA pF mA mA mA mA W 10 -150 123 V mA mA pF -125 23 29 27 -10 V V 36 2.4V 0.4V 0.5VDD; output driving high 0.5VDD; output driving low VDD = 5.5V, VO = 0V; shorted for 30s, max VDD = VO = 5.5V; shorted for 30s, max VDD+0.3 VDD+0.3 0.8 0.8 1 -80 mA mA mA Unless otherwise stated, VDD = 5.0V 10%, no load on any output, and ambient temperature range TA = 0C to 70C. Parameters denoted with an asterisk ( * ) represent nominal characterization data and are not currently production tested to any specific limits. Min. and Max. characterization data are 3s from typical. Negative currents indicate current flows out of the device. AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 16 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Low Drive Current (mA) Min. Typ. Max. High Drive Current (mA) Voltage (V) Min. Typ. Max. 0 0 0 0 0 -87 -112 -150 0.2 9 11 12 0.5 -85 -110 -147 0.5 22 25 29 1 -83 -108 -144 0.7 29 34 40 1.5 -80 -104 -139 1 39 46 55 2 -74 -97 -131 1.2 44 52 64 2.5 -65 -88 -121 1.5 51 61 76 2.7 -61 -84 -116 1.7 55 66 83 3 -53 -77 -108 2 60 73 92 3.2 -48 -71 -102 2.2 62 77 97 3.5 -39 -62 -92 2.5 65 81 104 3.7 -32 -55 -85 2.7 65 83 108 4 -21 -44 -74 3 66 85 112 4.2 -13 -36 -65 3.5 67 87 117 4.5 0 -24 -52 4 68 88 119 4.7 -15 -43 4.5 69 89 120 5 0 -28 91 121 5.2 -11 123 5.5 0 150 100 50 Output Current (mA) Voltage (V) 0 - 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 -50 -100 -150 MIN TYP -200 5 5.5 Output Voltage (V) The data in this table represents nominal characterization data only. Figure 10: CLK_A, CLK_B, CLK_C, CLK_D Clock Outputs AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. Data Sheet 17 MAX FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet 110 All outputs at the same frequency 100 All outputs at the same frequency, CL = OpF Dynamic Current (mA) 90 80 70 All outputs at 200MHz except output under test 60 All outputs at 4MHz except output under test 50 All outputs off except output under test 40 30 20 All outputs off except output under test, CL = OpF 10 0 0 10 20 30 40 50 60 70 80 90 100 110 120 130 140 150 160 170 180 190 200 Output Frequency (MHz) VDD = 5.0V; Reference Frequency = 27.00MHz; VCO Frequency = 200MHz, CL = 17pF except where noted 45 All outputs at the same frequency 40 Dynamic Current (mA) 35 All outputs at the same frequency, CL = OpF 30 All outputs at 100MHz except output under test 25 All outputs at 2MHz except output under test 20 15 All outputs off except output under test 10 All outputs off except output under test, CL = OpF 5 0 0 10 20 30 40 50 60 70 80 90 Output Frequency (MHz) VDD = 3.3V; Reference Frequency = 27.00MHz; VCO Frequency = 100MHz, CL = 17pF except where noted Figure 11: Dynamic Current vs. Output Frequency AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 18 100 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet Table 13: AC Timing Specifications Parameter Overall EEPROM Write Cycle Time Symbol Conditions/Description fO VCO Frequency* fVCO VCO Gain* AVCO VDD = VDD = VDD = VDD = Typ. 0.8 0.8 40 40 5.5V 3.6V 5.5V 3.6V Rise Time* tr Fall Time* tf Tristate Enable Delay* Tristate Disable Delay* tPZL, tPZH tPZL, tPZH Clock Stabilization Time* tSTB Divider Modulus Feedback Divider NF Reference Divider NR Post Divider NP Clock Outputs (PLL A clock via CLK_A pin) Duty Cycle* tj(LT) tj(DP) VO = VO = VO = VO = 0.5V 0.3V 4.5V 3.0V to to to to 4.5V; 3.0V; 0.5V; 0.3V; CL CL CL CL = = = = Max. Units 4 150 100 230 170 ms 400 7 20 2.0 2.1 1.8 1.9 LFTC bit = 0 LFTC bit = 1 Loop Filter Time Constant* Jitter, Period (peak-peak)* Min. twc Output Frequency* Jitter, Long Term (sy(t))* Clock (MHz) 15pF 15pF 15pF 15pF 1 1 Output active from power-up, RUN mode via PD pin After last register is written, register program mode 8 1 1 See also Table 8 100 On rising edges 500ms apart at 2.5V relative to an ideal clock, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPX=50, no other PLLs active 100 45 50 165 100 110 50 390 From rising edge to the next rising edge at 2.5V, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPX=50, no other PLLs active From rising edge to the next rising edge at 2.5V, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPX=50, all other PLLs active (B=60MHz, C=40MHz, D=14.318MHz) ms ns ns 8 8 ns ns ms 1 ms 2047 255 50 Ratio of pulse width (as measured from rising edge to next falling edge at 2.5V) to one clock period On rising edges 500ms apart at 2.5V relative to an ideal clock, CL=15pF, =14.318MHz, NF=220, NR=63, NPX=50, all other PLLs active (B=60MHz, C=40MHz, D=14.318MHz) MHz MHz/V 100 See also Table 2 MHz 45 55 % ps ps Clock Outputs (PLL B clock via CLK_B pin) Duty Cycle* Ratio of pulse width (as measured from rising edge to next falling edge at 2.5V) to one clock period Jitter, Long Term (sy(t))* On rising edges 500ms apart at 2.5V relative to an ideal clock, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, no other PLLs active On rising edges 500ms apart at 2.5V relative to an ideal clock, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, all other PLLs active (A=50MHz, C=40MHz, D=14.318MHz) Jitter, Period (peak-peak)* Tj(LT) TJ(DP) From rising edge to the next rising edge at 2.5V, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, no other PLLs active From rising edge to the next rising edge at 2.5V, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, all other PLLs active (A=50MHz, C=40MHz, D=14.318MHz) 100 45 55 100 45 60 75 100 120 60 400 % ps ps Clock Outputs (PLL_C clock via CLK_C pin) Duty Cycle* Ratio of pulse width (as measured from rising edge to next falling edge at 2.5V) to one clock period Jitter, Long Term (sy(t))* On rising edges 500ms apart at 2.5V relative to an ideal clock, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, no other PLLs active On rising edges 500ms apart at 2.5V relative to an ideal clock, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, all other PLLs active (A=50MHz, B=60MHz, D=14.318MHz) Jitter, Period (peak-peak)* Tj(LT) TJ(DP) From rising edge to the next rising edge at 2.5V, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, no other PLLs active From rising edge to the next rising edge at 2.5V, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, all other PLLs active (A=50MHz, B=60MHz, D=14.318MHz) 100 45 55 100 45 40 105 100 120 40 440 % ps ps Clock Outputs (Crystal Oscillator via CLK_D pin) Duty Cycle* Jitter, Long Term (sy(t))* Jitter, Period (peak-peak)* Tj(LT) Ratio of pulse width (as measured from rising edge to next falling edge at 2.5V) to one clock period 14.318 On rising edges 500ms apart at 2.5V relative to an ideal clock, CL=15pF, fXIN=14.318MHz, NF=220, NR=63, NPx=50, no other PLLs active 45 55 14.318 20 From rising edge to the next rising edge at 2.5V, CL=15pF, fXIN=14.318MHz, all other PLLs active (A=50MHz, B=60MHz, C=40MHz) 14.318 40 From rising edge to the next rising edge at 2.5V, CL=15pF, fXIN=14.318MHz, no other PLLs active 14.318 90 From rising edge to the next rising edge at 2.5V, CL=15pF, fXIN=14.318MHz, all other PLLs active (A=50MHz, B=60MHz, C=40MHz) 14.318 450 % ps TJ(DP) ps Unless otherwise stated, VDD = 5.0V 10%, no load on any output, and ambient temperature range TA = 0C to 70C. Parameters denoted with an asterisk ( * ) represent nominal characterization data and are not currently production tested to any specific limits. Min. and Max. characterization data are 3s from typical. AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 19 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet Table 14: Serial Interface Timing Specifications Standard Mode Parameter Symbol Conditions/Description Units Min. Max. 0 100 Clock Frequency fSCL Bus Free Time Between STOP and START tBUF 4.7 ms Set-up Time, START (repeated) tsu:STA 4.7 ms Hold Time, START thd:STA 4.0 ms Set-up Time, Data Input tsu:DAT SDA 250 ns Hold Time, Data Input thd:DAT SDA 0 ms Output Data Valid From Clock tAA Minimum delay to bridge undefined region of the falling edge of SCL to avoid unintended START or STOP Rise Time, Data and Clock tR SDA, SCL Fall Time, Data and Clock tF SDA, SCL High Time, Clock tHI SCL 4.0 ms Low Time, Clock tLO SCL 4.7 ms Set-up Time, STOP tsu:STO 4.0 ms SCL kHz 3.5 ms 1000 ns 300 ns ~ ~ SCL ~ ~ thd:STA tsu:STA tsu:STO SDA ~ ~ ADDRESS OR DATA VALID START DATA CAN CHANGE STOP Figure 12: Bus Timing Data tHI SCL tR ~ ~ tF tLO tsu:STA thd:STA tAA tAA SDA OUT Figure 13: Data Transfer Sequence AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 20 ~ ~ SDA IN tsu:DAT tsu:STO ~ ~ thd:DAT tBUF FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC 11.0 Package Information For Both `Green' and `Non-Green' Table 15: 16-pin SOIC (0.150") Package Dimensions Dimensions Inches Millimeters Min. Max . Min . Max. A 0.061 0.068 1.55 1.73 A1 0.004 0.0098 0.102 0.249 A2 0.055 0.061 1.40 1.55 B 0.013 0.019 0.33 0.49 C 0.0075 0.0098 0.191 0.249 D 0.386 0.393 9.80 9.98 E 0.150 0.157 3.81 e 0.050 BSC 3.99 1.27 BSC H 0.230 0.244 5.84 6.20 h 0.010 0.016 0.25 0.41 L Q 0.016 0.035 0.41 0.89 0 8 0 8 Table 16: 16-pin SOIC (0.150") Package Characteristics Parameter Symbol Conditions/Description Typ. Units Thermal Impedance, Junction to Free-Air 16-pin 0.150" SOIC QJA Air flow = 0 m/s 109 C/W Corner lead 4.0 Lead Inductance, Self L11 Center lead 3.0 nH Lead Inductance, Mutual L12 Any lead to any adjacent lead 0.4 nH Lead Capacitance, Bulk C11 Any lead to VSS 0.5 pF 12.0 Ordering Information Table 17: Device Ordering Codes Ordering Code Device Number 11575-801-XTP (or -XTD) FS6370-01 11575-819-XTP (or - XTD) FS6370-01g AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. Package Type 16-pin (0.150") SOIC (small outline package) 16-pin (0.150") SOIC (small outline package) 'Green' or lead-free packaging 21 Operating Temperature Range Shipping Configuration 0C to 70C (Commercial) -XTP (Tape & Reel) -XTD (Tube/Tray) 0C to 70C (Commercial) -XTP (Tape & Reel) -XTD (Tube/Tray) Data Sheet FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet 13.0 Demonstration Software Windows 3.1x/95/98-based software is available from AMIS that illustrates the capabilities of the FS6370. The software can operate under Windows NT. Contact your local sales representative for more information. 13.1 Software Requirements * PC running MS Windows 3.1x or 95/98. Software also runs on Windows NT in a calculation mode only. * 1.8MB available space on hard drive C. 13.2 Software Installation Instructions At the appropriate disk drive prompt (A:\) unzip the compressed demo files to a directory of your choice. Run setup.exe to install the software. 13.3 Demo Program Operation Launch the fs6370.exe program. Note that the parallel port can not be accessed if your machine is running Windows NT. A warning message will appear stating: "This version of the demo program cannot communicate with the FS6370 hardware when running on a Windows NT operating system. Do you want to continue anyway, using just the calculation features of this program?" Clicking OK starts the program for calculation only. The FS6370 demonstration hardware is no longer available nor supported. The opening screen is shown in Figure 14. Figure 14: Opening Screen AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 22 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet 13.3.1 Example Programming Type a value for the crystal resonator frequency in MHz in the reference crystal box. This frequency provides the basis for all of the PLL calculations that follow. Next, click on the PLL A box. A pop-up screen similar to Figure 15 should appear. Type in a desired output clock frequency in MHz, set the operating voltage (3.3V or 5V), and the desired maximum output frequency error. Pressing calculate solutions generates several possible divider and VCO-speed combinations. Figure 15: PLL Screen For a 100MHz output, the VCO should ideally operate at a higher frequency, and the reference and feedback dividers should be as small as possible. In this example, highlight solution #7. Notice the VCO operates at 200MHz with a post divider of 2 to obtain an optimal 50 percent duty cycle. Now choose which mux and post divider to use (that is, choose an output pin for the 100MHz output). Selecting A places the PostDiv value in solution #7 into post divider A and switches mux A to take the output of PLL A. The PLL screen should disappear, and now the value in the PLL A box is the new VCO frequency chosen in solution #7. Note that mux A has been switched to PLL A and the post divider A has the chosen 100MHz output displayed. Repeat the steps for PLL B. PLL C supports two different output frequencies depending on the setting of the SEL_CD pin. Both mux C and mux D are also affected by the logic level on the SEL_CD pin, as are the post dividers C and D (see Section 4.2 for more detail). AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com. 23 FS6370-01/FS6370-01g EEPROM Programmable 3-PLL Clock Generator IC Data Sheet Figure 16: Post Divider Menu Click on PLL C1 to open the PLL screen. Set a desired frequency, however, now choose the post divider B as the output divider. Notice the post divider box has split in two (as shown in Figure 16). The post divider B box now shows that the divider is dependent on the setting of the SEL_CD pin for as long as mux B is the PLL C output. Clicking on post divider A reveals a pull-down menu provided to permit adjustment of the post divider value independently of the PLL screen. A typical menu is shown in Figure 16. The range of possible post divider values is also given in Table 7. The EEPROM settings are shown to the left in the screen shown in Figure 14. Clicking on a register location displays a screen shown in Figure 17. Individual bits can be poked, or the entire register value can be changed. Figure 17: Register Screen Production Technical Data - The information contained in this document applies to a product in production. AMI Semiconductor and its subsidiaries ("AMIS") have made every effort to ensure that the information is accurate and reliable. However, the characteristics and specifications of the product are subject to change without notice and the information is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify that data being relied on is the most current and complete. AMIS reserves the right to discontinue production and change specifications and prices at any time and without notice. Products sold by AMIS are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. AMIS makes no other warranty, express or implied, and disclaims the warranties of noninfringement, merchantability, or fitness for a particular purpose. AMI Semiconductor's products are intended for use in ordinary commercial applications. These products are not designed, authorized, or warranted to be suitable for use in lifesupport systems or other critical applications where malfunction may cause personal injury. Inclusion of AMIS products in such applications is understood to be fully at the customer's risk. Applications requiring extended temperature range, operation in unusual environmental conditions, or high reliability, such as military or medical life-support, are specifically not recommended without additional processing by AMIS for such applications. Copyright (c)2005 AMI Semiconductor, Inc. AMI Semiconductor - Rev. 2.0, Mar. 05 www.amis.com 24