

Data sheet	
status	Product specification
date of issue	October 1990

# 2N7000

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Low  $R_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use in relay, high-speed and line transformer drivers.

### PINNING - TO-92 variant

PIN	DESCRIPTION
1	drain
2	gate
3	source

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		60	V
$I_D$	drain current	DC value	280	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500 \text{ mA}$ $V_{GS} = 10 \text{ V}$	5	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	3	V

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.

**N-channel enhancement mode  
vertical D-MOS transistor**
**2N7000****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	60	V
$V_{DG}$	drain-gate voltage		–	60	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	40	V
$I_D$	drain current	DC value	–	280	mA
$I_{DM}$	drain current	peak value	–	1.3	A
$P_{tot}$	total power dissipation	$T_{amb} = 25^\circ\text{C}$	–	830	mW
$T_{sg}$	storage temperature range		-55	150	$^\circ\text{C}$
$T_J$	junction temperature		–	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th,j-a}$	from junction to ambient	150	K/W

**N-channel enhancement mode  
vertical D-MOS transistor**
**2N7000****CHARACTERISTICS** $T_j = 25^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10 \mu\text{A}$ $V_{GS} = 0$	60	90	-	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 48 \text{ V}$ $V_{GS} = 0$	-	-	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 15 \text{ V}$ $V_{DS} = 0$	-	-	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	0.8	-	3	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500 \text{ mA}$ $V_{GS} = 10 \text{ V}$	-	2.5	5	$\Omega$
		$I_D = 75 \text{ mA}$ $V_{GS} = 4.5 \text{ V}$	-	-	5.3	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 200 \text{ mA}$ $V_{DS} = 10 \text{ V}$	100	200	-	$\text{mS}$
$C_{iss}$	input capacitance	$V_{DS} = 10 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	25	40	pF
$C_{oss}$	output capacitance	$V_{DS} = 10 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	22	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	6	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 200 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	4	10	ns
$t_{off}$	turn-off time	$I_D = 200 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	4	10	ns

## N-channel enhancement mode vertical D-MOS transistor

2N7000




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.










Fig.4 Power derating curve.

Fig.5 Typical output characteristics;  $T_j = 25^\circ C$ .

**N-channel enhancement mode  
vertical D-MOS transistor**

2N7000



**N-channel enhancement mode  
vertical D-MOS transistor**
**2N7000**

**N-channel enhancement mode  
vertical D-MOS transistor****2N7000****PACKAGE OUTLINE**