High Performance Regulators for PCs Nch FET Ultra LDO for Desktop PCs BD35281HFN No.11030EAT38 Description The BD35281HFN ultra low-dropout linear regulator operates from a very low input supply, and offers ideal performance in low input voltage to low output voltage applications. It incorporates a built-in N-MOSFET power transistor to minimize the input-to-output voltage differential to the ON resistance (RON max=150m) level. By lowering the dropout voltage in this way, the regulator realizes high current output (Iomax=1.5A) with reduced conversion loss, and thereby obviates the switching regulator and its power transistor, choke coil, and rectifier diode. Thus, the BD35281HFN designed to enable significant package profile downsizing and cost reduction. In BD35281HFN, The NRCS (soft start) function enables a controlled output voltage ramp-up, which can be programmed to whatever power supply sequence is required. Features 1) Internal high-precision reference voltage circuit (0.65V1%) 2) Internal high-precision output voltage circuit 3) Built-in VCC undervoltage lockout circuit (VCC=3.80V) 4) NRCS (soft start) function reduces the magnitude of in-rush current 5) Internal Nch MOSFET driver offers low ON resistance (100m typ) 6) Built-in short circuit protection (SCP) 7) Built-in current limit circuit (1.5A min) 8) Built-in thermal shutdown (TSD) circuit 9) Small package HSON8 : 2.9mmx3.0mmx0.6mm 10) Tracking function Applications Notebook computers, Desktop computers, LCD-TV, DVD, Digital appliances Absolute maximum ratings (Ta=25) Parameter Symbol Ratings Unit VCC +6.0 *1 V Input Voltage 2 VIN 1 +6.0 * V Maximum Output Current IO 2*1 A VEN -0.3+6.0 Input Voltage 1 Enable Input Voltage Power Dissipation 1 Power Dissipation 2 Pd1 Pd2 V 0.63 *2 W 1.35 *3 W *4 W Power Dissipation 3 Pd3 Operating Temperature Range Topr -10+100 Storage Temperature Range Tstg -55+125 Tjmax +150 Maximum Junction Temperature 1.75 *1 Should not exceed Pd. *2 Reduced by 5.04mW/ for each increase in Ta25 (when mounted on a 70mmx70mmx1.6mm glass-epoxy board, 1-layer, copper foil area : less than 0.2%) *3 Reduced by 10.8mW/ for each increase in Ta25 (when mounted on a 70mmx70mmx1.6mm glass-epoxy board, 1-layer, copper foil area : less than 7.0%) *4 Reduced by 14.0mW/ for each increase in Ta25 (when mounted on a 70mmx70mmx1.6mm glass-epoxy board, 1-layer, copper foil area : less than 65.0%) www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. 1/15 2011.01 - Rev.A Technical Note BD35281HFN Operating Voltage (Ta=25) Parameter Input Voltage 1 VIN Output Voltage Setting Range IO NRCS Capacity Min. Max. 4.3 5.5 VCC Input Voltage 2 Enable Input Voltage Ratings Symbol Unit V 5 1.5 VCC-1 * 1.2 (fixed) V V VEN -0.3 5.5 V CNRCS 0.001 1 F *5 VCC and VIN do not have to be implemented in the order listed. This product is not designed for use in radioactive environments. Electrical Characteristics (Unless otherwise specified, Ta=25, VCC=5V, VEN=3V, VIN=1.7V) Limits Parameter Symbol Unit Min. Typ. Max. Condition Bias Current ICC - 0.7 1.2 mA VCC Shutdown Mode Current IST - 0 10 A Output Voltage IO 1.5 - - A Feedback Voltage 1 VOS1 1.188 1.200 1.212 V Feedback Voltage 2 VOS2 1.176 1.200 1.224 V Line Regulation 1 Reg.l1 - 0.1 0.5 %/V VCC=4.3V to 5.5V Line Regulation 2 Reg.l2 - 0.1 0.5 %/V VIN=1.5V to 3.3V Load Regulation Reg.L - 0.5 10 mV IO=0 to 1.5A Output ON Resistance RON - 100 150 m IO=1.5A,VIN=1.2V, Tj=-10 to 100 Standby Discharge Current IDEN 1 - - mA VEN=0V, VO=1V Enable Pin Input Voltage High ENHIGH 2 - - V Enable Pin Input Voltage Low ENLOW 0 - 0.8 V IEN - 7 10 A NRCS Charge Current INRCS 12 20 28 A NRCS Standby Voltage VSTB - 0 50 mV VCCUVLO 3.5 3.8 4.1 V VCCHYS 100 160 220 mV VINUVLO 0.72 0.84 0.96 V SCP Start up Voltage VOSCP VOx0.3 VOx0.4 VOx0.5 V SCP Threshold Voltage TSCP 45 90 200 sec VEN=0V Tj=-10 to 100 [ENABLE] Enable Input Bias Current VEN=3V [NRCS] VEN=0V [UVLO] VCC Undervoltage Lockout Threshold Voltage VCC Undervoltage Lockout Hysteresis Voltage VIN Undervoltage Lockout Threshold Voltage VCC:Sweep-up VCC:Sweep-down VIN:Sweep-up [SCP] www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. 2/15 2011.01 - Rev.A Technical Note BD35281HFN Reference Data Vo 50mV/div Vo 50mV/div 91mV Vo 66mV 50mV/div Io 2A/div 2A Io 1A/div 108mV Vo 50mV/div 80mV 2A T(10sec/div) Fig.2 Transient Response (0A1.5A) Co=47F cfb=1000pF Fig.1 Transient Response (0A1.5A) Co=100F cfb=1000pF Vo 51mV 50mV/div 2A T(10sec/div) T(10sec/div) Io 1A/div Io 1A/div 2A Fig.3 Transient Response (0A1.5A) Co=22F cfb=1000pF Vo 98mV 50mV/div Io 2A 1A/div Io 1A/div T(100sec/div) T(100sec/div) Fig.4 Transient Response (1.5A0A) Co=100F cfb=1000pF 2A T(100sec/div) Fig.5 Transient Response (1.5A0A) Co=47F cfb=1000pF Fig.6 Transient Response (1.5A0A) Co=22F cfb=1000pF VCC Ven Ven Ven VNRCS VNRCS VIN Vo Vo Vo T(200sec/div) T(200sec/div) Fig.7 Waveform at output start Ven Ven VIN VIN Vo Vo VCC VCC Ven VIN Vo VenVCCVIN VINVCCVen www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. Fig.9 Input sequence Fig.8 Waveform at output OFF VCC Fig.10 Input sequence VCCVINVen Fig.11 Input sequence 3/15 VCCVenVIN Fig.12 Input sequence 2011.01 - Rev.A Technical Note BD35281HFN Reference Data 1.25 VCC Ven Ven VIN VIN Vo Vo 1.23 Vo [V] VCC 1.21 1.19 1.17 1.15 VenVINVCC VINVenVCC Fig.13 Input sequence -50 -25 Fig.14 Input sequence 0.9 2.0 0.8 1.8 0.7 1.6 0 25 50 75 Tj [] 100 125 150 Fig.15 Tj-Vo (Io=0mA) 3.0 2.5 0.6 ISTB [A] IIN [mA] Icc [mA] 2.0 1.4 1.5 1.0 0.5 1.2 0.4 0.5 1.0 -50 -25 0 25 50 75 Tj [] 100 125 150 0.0 -50 -25 0 25 INRCS [A] IINSTB [A] 20 20 10 19 9 18 8 17 7 16 6 14 0 25 50 75 Tj [] 50 75 Tj [] 100 125 150 4 3 12 2 11 1 0 -50 -25 100 125 150 25 5 13 10 0 0 Fig.18 Tj-ICCSTB 15 5 -50 -25 -50 -25 100 125 150 IEN [A] 30 10 50 75 Tj [] Fig.17 Tj-IIN Fig.16 Tj-ICC 15 25 Fig.19 Tj-IINSTB 0 25 50 75 Tj [] 100 125 150 Fig.20 Tj-NRCS -50 -25 0 25 50 75 Tj [] 100 125 150 Fig.21 Tj-IEN 135 150 125 130 Vo=2.5V 115 RON [mO] RON [mO] 110 105 90 Vo=1.8V Vo=1.5V Vo=1.2V 95 Vo=1.0V 70 85 75 50 -50 -25 0 25 50 75 Tj [] 100 125 150 Fig.22 Tj-RON (Vcc=5V/Vo=1.2V) www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. 3 4 5 6 Vcc [V] 7 8 Fig.23 Vcc- RON 4/15 2011.01 - Rev.A Technical Note BD35281HFN Block Diagram VCC C1 VCC 1 UVLO2 VCC EN 2 Reference Block R2 VIN UVLOLATCH VCC EN UVLO1 CL UVLO1 VREF2 R1 Current Limit 4 VIN VIN C2 VCC VREF1 NRCS SCP/TSD LATCH NRCS0.3. VREF1x0.4 FB LATCH EN UVLO1 TSD CL UVLO1 UVLO2 TSD SCP 5 EN VO VO CFB 6 C3 VOS R2 7 R1 NRCS CNRCS 3 NRCS EN/UVLO 8 Pin Layout 6 2 PIN No. PIN name 1 VCC Power Supply Pin 2 EN Enable Input Pin 3 NRCS 4 VIN Input Voltage Pin 5 VO Output Voltage Pin 6 VOS Output Voltage Control Pin 7 FB Reference Voltage Feedback Pin 8 GND Ground Pin - FIN Connected to heatsink and GND 7 FB VIN 3 4 www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. PIN Function 8 GND FIN NRCS GND Pin Function Vcc 1 EN FB 6 Vos 5 Vo 5/15 In-rush Current Protection (NRCS) Capacitor Connection Pin 2011.01 - Rev.A Technical Note BD35281HFN Operation of Each Block AMP This is an error amp that compares the reference voltage (0.65V) with VO to drive the output Nch FET (Ron=150m). Frequency optimization helps to realize rapid transient response, and to support the use of ceramic capacitors on the output capacitors. AMP input voltage ranges from GND to 2.7V, while the AMP output ranges from GND to VCC. When EN is OFF, or when UVLO is active, output goes LOW and the output of the NchFET switches OFF. EN The EN block controls the regulator's ON/OFF state via the EN logic input pin. In the OFF position, circuit voltage is maintained at 0A, thus minimizing current consumption at standby. The FET is switched ON to enable discharge of the NRCS pin VO, thereby draining the excess charge and preventing the IC on the load side from malfunctioning. Since no electrical connection is required (e.g. between the VCC pin and the ESD prevention diode), module operation is independent of the input sequence. VCCUVLO To prevent malfunctions that can occur during a momentary decrease in VCC, the UVLO circuit switches the output OFF, and (like the EN block) discharges NRCS and VO. Once the UVLO threshold voltage (TYP3.80V) is reached, the power-on reset is triggered and output continues. VINUVLO When VD voltage exceeds the threshold voltage, VDUVLO becomes active. Once active, the status of output voltage remains ON even if VD voltage drops. (When VIN voltage drops, SCP engages and output switches OFF.) Unlike EN and VCC, it is effective at output startup. VDUVLO can be restored either by reconnecting the EN pin or VCC pin. CURRENT LIMIT When output is ON, the current limit function monitors the internal IC output current against the parameter value. When current exceeds this level, the current limit module lowers the output current to protect the load IC. When the overcurrent state is eliminated, output voltage is restored to the parameter value. However, when output voltage falls to or below the SCP startup voltage, the SCP function becomes active and the output switches OFF. NRCS (Non Rush Current on Start-up) The soft start function enabled by connecting an external capacitor between the NRCS pin and ground. Output ramp-up can be set for any period up to the time the NRCS pin reaches VFB (0.65V). During startup, the NRCS pin serves as a 20A (TYP) constant current source to charge the external capacitor. Output start time is calculated via the formula below. TNRCS ( typ.) CNRCS VFB INRCS TSD (Thermal Shut down) The shutdown (TSD) circuit automatically is latched OFF when the chip temperature exceeds the threshold temperature after the programmed time period elapses, thus serving to protect the IC against "thermal runaway" and heat damage. Because the TSD circuit is intended to shut down the IC only in the presence of extreme heat, it is crucial that the Tj (max) parameter not be exceeded in the thermal design ,in order to avoid potential problems with the TSD. VIN The VIN line acts as the major current supply line, and is connected to the output NchFET drain. Since no electrical connection (such as between the VCC pin and the ESD protection diode) is necessary, VIN operates independent of the input sequence. However, since an output NchFET body diode exists between VIN and VO, a VIN-VO electric (diode) connection is present. Note, therefore, that when output is switched ON or OFF, reverse current may flow to VIN from VO. SCP When output voltage (Vo) drops, the IC assumes that VO pin is shorted to GND and switches the output voltage OFF. After the GND short has been detected and the programmed delay time has elapsed, output is latched OFF. It is also effective during output startup. SCP can be cleared either by reconnecting the EN pin or VCC pin. www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. 6/15 2011.01 - Rev.A Technical Note BD35281HFN Timing Chart EN ON/OFF VIN VCC EN 0.65V(typ) NRCS Startup Vo t VCC ON/OFF VIN UVLO Hysteresis VCC EN 0.65V(typ) NRCS Startup Vo t www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. 7/15 2011.01 - Rev.A Technical Note BD35281HFN Timing Chart VIN ON VINUVLO VIN VCC EN NRCS Vo SCP OFF VIN VCC EN NRCS Vo www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. SCP startup voltage 8/15 SCP delay time 2011.01 - Rev.A Technical Note BD35281HFN Evaluation Board BD35281HFN Evaluation Board Schematic GND_S VCC SW1 8 1 VCC VCC GND C1 R8 GND GND 2 EN C12 U1 BD35281HFN 7 FB GND C13 GND 6 3 Vos NRCS R4 C11 Vo_S VIN_S GND 4 VIN C4 C3 C7 5 Vo C6 C5 C2 C8 R3 R5 C9 GND GND GND GND GND GND GND GND GND TP2 VCC 7568 U2 321 GND GND GND GND JPF2 5 2 U3 R6 TP1 4 R7 GND JPF1 4 3 C14 BD35281HFN Evaluation Board List Component Rating Manufacturer U1 - ROHM R9 Product Name BD35281HFN C1 1F MURATA GRM188B11A105KD C3 10F KYOCERA CM32X5R226M10A C5 22F KYOCERA CM32X5R226M10A C11 0.01F MURATA GRM188B11H103KD C13 1000pF MURATA GRM188B11H102KD R4 0 - Jumper R8 0 - Jumper BD35281HFN Evaluation Board Layout (2nd layer and 3rd layer are GND line.) Silk Screen www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. TOP Layer 9/15 Bottom Layer 2011.01 - Rev.A Technical Note BD35281HFN Recommended Circuit Example Vcc EN 1 Vcc 2 EN 6 GND 8 C1 FB C5 Vo NRCS 6 C4 VIN C1 C2 C4 C5 Vo C3 4 C3 FB 7 R4 3 Component GND Vo VIN 5 C2 Recommended Value Programming Notes and Precautions 22F To assure output voltage stability, please be certain the output capacitors are connected between Vo pin and GND. Output capacitors play a role in loop gain phase compensation and in mitigating output fluctuation during rapid changes in load level. Insufficient capacitance may cause oscillation, while high equivalent series reisistance (ESR) will exacerbate output voltage fluctuation under rapid load change conditions. While a 22F ceramic capacitor is recomended, actual stability is highly dependent on temperature and load conditions. Also, note that connecting different types of capacitors in series may result in insufficient total phase compensation, thus causing oscillation. In light of this information, please confirm operation across a variety of temperature and load conditions. 1F Input capacitors reduce the output impedance of the voltage supply source connected to the (VCC) input pins. If the impedance of this power supply were to increase, input voltage (VCC) could become unstable, leading to oscillation or lowered ripple rejection function. While a low-ESR 1F capacitor with minimal susceptibility to temperature is recommended, stability is highly dependent on the input power supply characteristics and the substrate wiring pattern. In light of this information, please confirm operation across a variety of temperature and load conditions. 10F Input capacitors reduce the output impedance of the voltage supply source connected to the (VIN) input pins. If the impedance of this power supply were to increase, input voltage (VIN) could become unstable, leading to oscillation or lowered ripple rejection function. While a low-ESR 10F capacitor with minimal susceptibility to temperature is recommended, stability is highly dependent on the input power supply characteristics and the substrate wiring pattern. In light of this information, please confirm operation across a variety of temperature and load conditions. 0.01F The Non Rush Current on Startup (NRCS) function is built into the IC to prevent rush current from going through the load (VIN to VO) and impacting output capacitors at power supply start-up. Constant current comes from the NRCS pin when EN is HIGH or the UVLO function is deactivated. The temporary reference voltage is proportionate to time, due to the current charge of the NRCS pin capacitor, and output voltage start-up is proportionate to this reference voltage. Capacitors with low susceptibility to temperature are recommended, in order to assure a stable soft-start time. 1000pF This component is employed when the C3 capacitor causes, or may cause, oscillation. It provides more precise internal phase correction. www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. 10/15 2011.01 - Rev.A Technical Note BD35281HFN Heat Loss Thermal design should allow operation within the following conditions. Note that the temperatures listed are the allowed temperature limits, and thermal design should allow sufficient margin from the limits. 1. Ambient temperature Ta can be no higher than 100. 2. Chip junction temperature (Tj) can be no higher than 150. Chip junction temperature can be determined as follows: Calculation based on ambient temperature (Ta) Tj=Ta+j-axW Reference values j-a:HSON8 198.4/W 1-layer substrate (copper foil area : below 0.2%) 92.4/W 1-layer substrate (copper foil area : 7%) 71.4/W 2-layer substrate (copper foil area : 65%) 3 Substrate size: 70x70x1.6mm (substrate with thermal via) It is recommended to layout the VIA for heat radiation in the GND pattern of reverse (of IC) when there is the GND pattern in the inner layer (in using multiplayer substrate). This package is so small (size: 2.9mmx3.0mm) that it is not available to layout the VIA in the bottom of IC. Spreading the pattern and being increased the number of VIA like the figure below enable to get the superior heat radiation characteristic. (This figure is the image. It is recommended that the VIA size and the number is designed suitable for the actual situation.). Most of the heat loss that occurs in the BD35281HFN is generated from the output Nch FET. Power loss is determined by the total VIN-Vo voltage and output current. Be sure to confirm the system input and output voltage and the output current conditions in relation to the heat dissipation characteristics of the VIN and Vo in the design. Bearing in mind that heat dissipation may vary substantially depending on the substrate employed (due to the power package incorporated in the BD3523XHFN) make certain to factor conditions such as substrate size into the thermal design. Power consumption (W) = Input voltage (VIN) - Output voltage (VO) Io(Ave) Example) Where VIN=1.7V, Vo=1.2V, Io(Ave) = 2A, Power consumption (W) = 1.7 (V) - 1.2 (V) 2.0(A) = 1.0(W) www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. 11/15 2011.01 - Rev.A Technical Note BD35281HFN Input-Output Equivalent Circuit Diagram VCC 1k VCC EN VIN 400k 1k NRCS 1k 1k 1k 210k 1k 1k 90k VCC VCC 10k Vo VOS 1k FB 1k 50k 1k Heat Dissipation Characteristics HSON8 [W] 2.0 (3) 1.75W (1) 1 layer substrate (substrate surface copper foil area: below 0.2%) j-a=198.4/W (2) 2 layer substrate (substrate surface copper foil area:7%) j-a=92.4/W (3) 2 layer substrate (substrate surface copper foil area:65%) j-a=71.4/W Power Dissipation [Pd] 1.5 (2) 1.35W 1.0 (1) 0.63W 0.5 0 0 25 50 75 100 Ambient Temperature [Ta] www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. 125 150 [] 12/15 2011.01 - Rev.A Technical Note BD35281HFN Notes for use 1. Absolute maximum ratings An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify breaking mode, such as a short circuit or an open circuit. If any over rated values will expect to exceed the absolute maximum ratings, consider adding circuit protection devices, such as fuses. 2. Connecting the power supply connector backward Connecting of the power supply in reverse polarity can damage IC. Take precautions when connecting the power supply lines. An external direction diode can be added. 3. Power supply lines Design PCB layout pattern to provide low impedance GND and supply lines. To obtain a low noise ground and supply line, separate the ground section and supply lines of the digital and analog blocks. Furthermore, for all power supply terminals to ICs, connect a capacitor between the power supply and the GND terminal. When applying electrolytic capacitors in the circuit, not that capacitance characteristic values are reduced at low temperatures. (Example) OUTPUT PIN 4. GND voltage The potential of GND pin must be minimum potential in all operating conditions. 5.Thermal design Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions. 6. Inter-pin shorts and mounting errors Use caution when positioning the IC for mounting on printed circuit boards. The IC may be damaged if there is any connection error or if pins are shorted together. 7. Actions in strong electromagnetic field Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction. 8. ASO When using the IC, set the output transistor so that it does not exceed absolute maximum ratings or ASO. 9. Thermal shutdown circuit The IC incorporates a built-in thermal shutdown circuit (TSD circuit). The thermal shutdown circuit (TSD circuit) is designed only to shut the IC off to prevent thermal runaway. It is not designed to protect the IC or guarantee its operation. Do not continue to use the IC after operating this circuit or use the IC in an environment where the operation of this circuit is assumed. TSD on temperature [C] (typ.) BD35281HFN 175 10. Testing on application boards When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to or removing it from a jig or fixture during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting or storing the IC. www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. 13/15 2011.01 - Rev.A Technical Note BD35281HFN 11. Regarding input pin of the IC This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, the relation between each potential is as follows: When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor. Parasitic diodes can occur inevitable in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin, should not be used. Resistor Transistor (NPN) Pin A Pin B C Pin B B E Pin A N P + N P+ P N P substrate Parasitic element GND N Parasitic element P+ N P P B + N C E P substrate Parasitic element GND GND GND Parasitic element Other adjacent elements Example of IC structure 12. Ground Wiring Pattern. When using both small signal and large current GND patterns, it is recommended to isolate the two ground patterns, placing a single ground point at the ground potential of application so that the pattern wiring resistance and voltage variations caused by large currents do not cause variations in the small signal ground voltage. Be careful not to change the GND wiring pattern of any external components, either. www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. 14/15 2011.01 - Rev.A Technical Note BD35281HFN Ordering part number B D 3 Part No. 5 2 8 1 H Part No. F N Package HFN: HSON8 - T R Packaging and forming specification TR: Embossed tape and reel HSON8 <Tape and Reel information> 0.475 6 5 2 3 4 1PIN MARK (0.2) 1 +0.03 0.6MAX 0.02 -0.02 5 6 7 8 (1.8) (0.45) 3.0 0.2 2.8 0.1 8 7 (0.05) (2.2) 4 3 2 (0.3) (0.15) (0.2) 2.90.1 (MAX 3.1 include. BURR) 1 Tape Embossed carrier tape Quantity 3000pcs Direction of feed TR The direction is the 1pin of product is at the upper right when you hold ( reel on the left hand and you pull out the tape on the right hand +0.1 0.13 -0.05 ) 1pin S 0.65 0.1 S 0.320.1 0.08 M Direction of feed Reel (Unit : mm) www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. 15/15 Order quantity needs to be multiple of the minimum quantity. 2011.01 - Rev.A Notice Notes No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd. The content specified herein is subject to change for improvement without notice. The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request. Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production. Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage. The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information. The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices). The Products specified in this document are not designed to be radiation tolerant. While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons. Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual. The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuelcontroller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing. If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law. Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us. ROHM Customer Support System http://www.rohm.com/contact/ www.rohm.com (c) 2011 ROHM Co., Ltd. All rights reserved. R1120A