DS029 (v1.3) June 25, 2000 www.xilinx.com 1
Product Specification 1-800-255-7778
© 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
XQ4000X Series Features
• Certified to MIL-PRF-38535 Appendix A QML
(Qualified Manufacturer List ing)
• Ceramic and plastic packages
• Also av ailable under the foll owing standard microcircuit
drawings (SMD)
- X Q4013 XL 596 2-98513
- X Q4036 XL 596 2-98510
- X Q4062 XL 596 2-98511
- X Q4085 XL 596 2-99575
• For more information contact the Defense Suppl y
Center Columb us (DSCC)
http://www.dscc.dla.mis/v/va/smd/smdsrch.html
• Available in -3 speed
• System feat ured Field-Programmable Gate Arra ys
- SelectRAM™ memory: on-chip ultra-f ast RAM with
·synchronous w rite option
·dual-port RAM option
- A bundant flip-fl ops
- Flexible function generators
- Dedicat ed high -speed carr y logic
- Wide edge decoders on each edge
- Hierarchy of interconnect lines
- Internal 3-state bus capability
- E ight global low-skew clo ck or signal distri bution
networks
•System performance beyond 50 MHz
•Flexible ar ray arch itec tur e
•Low power segm ented routing arch itecture
•Systems-or iented features
- IEEE 1 149 .1-co mp a tible boundary scan logic
support
- Individual ly programmable output slew rate
- P rogrammable input pull-up or pull -down resistors
- 12 mA sink current per XQ4000XL output
•Configured by loading binary file
- Unlimited reprogramm ability
•Readback capability
- Program verification
- Internal node observability
•Development system runs on most common computer
platforms
- I nterfaces to popular de sign environments
- F ully autom atic mapping, placement and routi ng
- I nteractive design editor for d esign optim ization
•Highest capacity—over 180,000 usable gates
•Addi tional routing over XQ4000E
- A lmos t twice the routing capacity for high-density
designs
•Buffered Inte rcon nect for maximum speed
•New latch capability in conf igurable logic blocks
•Improved VersaRing™ I/O interconnect for better Fix ed
pinout flexi bility
- Virtually unlimited number of clock signals
•Optional multiplexer or 2-input func tion generator on
device outputs
•5V tolerant I/Os
•0.35 µm SRAM process
Introduction
The QPRO™ XQ4000XL Series high-performance,
high-capacity Field Programmable Gate Arrays (FPGAs)
provide the ben efits of custom CMOS VLSI, while avoidi ng
the initial cost, long development cycle, and inherent risk of
a convention al masked gate array.
The result of thirteen y ears of F PGA design experience and
feedbac k from thousands of customers, these FPGAs com-
bine architectural versatility, on-chip Select-RAM memory
with edge-triggered and dual-port modes, increased speed,
abundant routing resources, and new, sophisticated
soft-ware to achieve fully automated implementation of
complex, high-density, high-performance designs.
Refer to the comple te Commercial X C4000XL Se ries Field
Programmable Gate Arrays Data Sheet for more informa-
tion on device architecture and t imi ng, and the latest Xilinx
databook for package pinouts other than the CB228
(included in this data sheet). (Pinouts for XQ4000XL device
are identical to XC4000X L.)
0QPRO XQ4000XL Series QML
High-R e liability FPGAs
DS029 (v1.3) June 25, 2000 02P rod uc t Sp ec if i c ation
R