6V49205BNLGI - INTEGRATED DEVICE TECHNOLOGY

DATASHEET

Freescale P10XX and P20XX System Clock

with Selectable DDR Frequency 6V49205B

Description

The 6V49205B is a main clock for Freescale P10xx and

P20xx-based systems. It has a selectable System CCB clock

and 2 DDRCLK speeds – 100M or 66.66M. The 6V49205B

also provides LP-HCSL PCIe outputs for low-power and

reduced board space.

Output Features

•1 – Sys_CCB 3.3V LVCMOS output at 100M/83.33M/

80M/66.66M

•1 – DDRCLK 3.3V LVCMOS output at 100M or 66.66M 1

•1 – 125M 3.3V LVCMOS output

•6 – LP-HCSL PCIe pairs selectable at 100M or 125M

•6 – 25MHz 3.3V LVCMOS outputs

•2 – 2.048M 3.3V LVCMOS outputs

•2 – USB 3.3V LVCMOS outputs at 12M or 24M

Key Specifications

•PCIe Gen1-2-3 compliant

•< 3p rms phase noise on REF outputs

Typical Applications

System Clock for Freescale P10xx and P20xx-based designs

Features

•Replaces 11 crystals, 2 oscillators and 3 clock generators;

lowers cost, power and area

•Integrated terminations on LP-HCSL PCIe outputs;

eliminate 24 resistors, saving 41mm2 of board area

•Industrial temperature range operation; supports

demanding environmental conditions

•Advanced 3.3V CMOS process; high-performance,

low-power

•Supports independent spread spectrum on

Sys_CCB/DDRCLK and PCIe outputs

•Available in space-saving 7 x 7 mm 48-VFQFPN with

0.5mm pad pitch; reduced board space without the need for

fine-pitch assembly techniques

Block Diagram

Note 1: For DDR Clock: Processor core and I/O supply rails must be ramped with VDD3P3 or earlier. Clock signal will be

clamped LOW and output clock will be 100MHz if this is not followed (see diagram below).

GND

Crystal

Oscillator

PLL1

(SS)

25MHz

Crystal

PLL3

(non-

SS)

REF(5:0)

DDRCLK

Sys_CCB

PLL4

(SS) PCIe_L(5:0)

Control

Logic

SCLK

2.048M(1:0)

USB_CLK(2:1)

^FS0

PLL2

(non-

SS)

125M

^FS1

^SEL100#_66

^SELPCIE125#_100

SDATA

100MHz

DDRCLK

R40

R39

VDD3P3

10K

FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY 2 MAY 5, 2017

6V49205B DATASHEET

Pin Assignments

X2_25 1 48 VDDREF

X1_25 2 47 SDATA

GNDREF 3 46 SCLK

REF5 4 45 GndDDR

REF4 5 44 ^SEL100#_66/DDRCLK

REF3 6 43 VddDDR

VDDREF 7 42 AVDDSYS

GNDREF 8 41 Sys_CCB

REF2 9 40 GNDSYS

REF1 10 39 GNDPCIe

^SELPCIE125#_100/REF0 11 38 PCIeT_LR5

AVDD12_24 12 37 PCIeC_LR5

^FS0/USB_CLK1 13 36 PCIeT_LR4

^FS1/USB_CLK2 14 35 PCIeC_LR4

GND12_24 15 34 GNDPCIe

GND2.048 16 33 AVDDPCIe

CK2.048_0 17 32 PCIeT_LR3

CK2.048_1 18 31 PCIeC_LR3

VDD2.048 19 30 PCIeT_LR2

AVDD125 20 29 PCIeC_LR2

125M 21 28 GNDPCIe

GND125M 22 27 VDDPCIe

PCIeT_LR023 26PCIeT_LR1

PCIeC_LR024 25PCIeC_LR1

48-Pin TSSOP

^ Indicates Internal 100kohm pull up resistor

6V49205B

VDDREF

SDATA

SCLK

GndDDR

^SEL100#_66/DDRCLK

VddDDR

AVDDSYS

Sys_CCB

GNDSYS

GNDPCIe

PCIeT_LR5

PCIeC_LR5

48 47 46 45 44 43 42 41 40 39 38 37

X2_25 1 36 PCIeT_LR4

X1_25 2 35 PCIeC_LR4

GNDREF 3 34 GNDPCIe

REF5 4 33 AVDDPCIe

REF4 5 32 PCIeT_LR3

REF3 6 31 PCIeC_LR3

VDDREF 7 30 PCIeT_LR2

GNDREF 8 29 PCIeC_LR2

REF2 9 28 GNDPCIe

REF1 10 27 VDDPCIe

^SELPCIE125#_100/REF0 11 26 PCIeT_LR1

AVDD12_24 12 25 PCIeC_LR1

13 14 15 16 17 18 19 20 21 22 23 24

^FS0/USB_CLK1

^FS1/USB_CLK2

GND12_24

GND2.048

CK2.048_0

CK2.048_1

VDD2.048

AVDD125

125M

GND125M

PCIeT_LR0

PCIeC_LR0

6V49205B

^ Indicates Internal 100kohm pull up resistor

48-Pin VFQFPN

MAY 5, 2017 3 FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY

6V49205B DATASHEET

Pin Descriptions

PIN # PIN NAME PIN TYPE DESCRIPTION

1 X2_25 OUT Crystal output, Nominally 25.00MHz.

2 X1_25 IN Crystal input, Nominally 25.00MHz.

3 GNDREF PWR Ground pin for the REF outputs.

4 REF5 OUT Copy of crystal input

5 REF4 OUT Copy of crystal input

6 REF3 OUT Copy of crystal input

7 VDDREF PWR Ref, XTAL power supply, nominal 3.3V

8 GNDREF PWR Ground pin for the REF outputs.

9 REF2 OUT Copy of crystal input

10 REF1 OUT Copy of crystal input

11 ^SELPCIE125#_100/RE

F0 I/O

Latched input to select the PCIe output frequency/REF0 output.

0 = 125M

1 = 100M

12 AVDD12_24 PWR Power for 12_24MHz PLL core, and outputs. Nominal 3.3V

13 ^FS0/USB_CLK1 I/O Frequency select latch for Sys_CCB / 12 or 24MHz USB clock output. 3.3V. This pin has an

internal pull up resistor.

14 ^FS1/USB_CLK2 I/O Frequency select latch for Sys_CCB / 12 or 24MHz USB clock output. 3.3V. This pin has an

internal pull up resistor.

15 GND12_24 PWR Ground pin for 12_24M outputs.

16 GND2.048 PWR Ground pin for 2.048M outputs.

17 CK2.048_0 OUT 2.048M output, nominal 3.3V.

18 CK2.048_1 OUT 2.048M output, nominal 3.3V.

19 VDD2.048 PWR Power supply for 2.048M outputs, nominal 3.3V.

20 AVDD125 PWR Power for 125MHz PLL core and output, nominal 3.3V

21 125M OUT 125M output, nominal 3.3V.

22 GND125M PWR Ground pin for 125M outputs.

23 PCIeT_LR0 OUT True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor

24 PCIeC_LR0 OUT Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series

resistor

25 PCIeC_LR1 OUT Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series

resistor

26 PCIeT_LR1 OUT True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor

27 VDDPCIe PWR Power supply for PCI Express outputs, nominal 3.3V

28 GNDPCIe PWR Ground pin for the PCIe outputs.

29 PCIeC_LR2 OUT Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series

resistor

30 PCIeT_LR2 OUT True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor

31 PCIeC_LR3 OUT Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series

resistor

32 PCIeT_LR3 OUT True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor

33 AVDDPCIe PWR Analog Power supply for PCI Express clocks, nominal 3.3V

34 GNDPCIe PWR Ground pin for the PCIe outputs.

35 PCIeC_LR4 OUT Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series

resistor

36 PCIeT_LR4 OUT True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor

37 PCIeC_LR5 OUT Complement clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series

resistor

38 PCIeT_LR5 OUT True clock of 0.8V differential push-pull PCI_Express pair with integrated 33ohm series resistor

39 GNDPCIe PWR Ground pin for the PCIe outputs.

40 GNDSYS PWR Ground pin for the Sys_CCB output

41 Sys_CCB OUT System CCB clock output

42 AVDDSYS PWR Analog Power supply for Sys_CCB clock and outputs, nominal 3.3V

43 VddDDR PWR Power supply for DDR Clock output, nominal 3.3V

44 ^SEL100#_66/DDRCLK I/O

Latched input to select the DDR output frequency/DDRCLK output. See note regarding system

power sequencing.

0 = 100M

1 = 66.666M

45 GndDDR PWR Ground pin for the DDR outputs.

46 SCLK IN Clock pin of SMBus circuitry.

47 SDATA I/O Data pin for SMbus circuitry.

48 VDDREF PWR Ref, XTAL power supply, nominal 3.3V

FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY 4 MAY 5, 2017

6V49205B DATASHEET

Table 1: PCIEX Spread Table (selectable via SMBUS)

Table 2: Sys_CCB and DDR Spread Table (selectable via SMBUS)

Table 3: Sys_CCB Frequency Select Table (Latched and selectable via SMBUS)

Table 4: PCI Express Amplitude Control

FS1 /

B4b3 FS0 /

B4b2 Sys_CCB (MHz)

00 66.66

01 100

10 80

11 83.33

SELPCIE125#_100

B6b4

B0b4 B0b3 Spread %

0 (125MHz) x x No Spread

1 (100MHz) 0 0 No Spread (default)

1 (100MHz) 0 1 Down -0.5%

1 (100MHz) 1 0 Down -0.75%

1 (100MHz) 1 1 No Spread

*Once in spread mode, do not return to non spread without reset

B0b7 B0b6 B0b5 S

read %

0 0 0 No Spread (default)

0 0 1 Down -0.5%

0 1 0 Down -0.75%

0 1 1 Down -0.25%

1 0 0 Down -1%

1 0 1 Down -1.25%

1 1 0 Down -1.5%

1 1 1 Down -2%

B6b7 B6b6 PCIe Amplitude

0 0 700mV

0 1 800mV

1 0 900mV

1 1 1000mV

MAY 5, 2017 5 FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY

6V49205B DATASHEET

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 6V49205B. These ratings, which are standard

values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other

conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum

rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the

recommended operating temperature range.

Electrical Characteristics - Input/Supply/Common Output DC Parameters

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Notes

Maximum Supply Voltage VDDxxx Supply Voltage 4.6 V 1

Maximum Input Voltage VIH Referenced to GND VDD + 0.5 V 1

Minimum Input Voltage VIL Referenced to GND GND - 0.5 V 1

Storage Temperature Ts - -65 150 °C

Junction Temperature Tj - 125 °C 1

Input ESD protection ESD prot Human Body Model 2000 V 1

1 Operation under these conditions is neither implied, nor guaranteed.

NOTES on Absol ute Max Para m eters

TAMB = -40 to +85°C; VDD = 3.3 V +/-5%, All outputs driving test loads (unless noted otherwise).

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Notes

Ambient Operating Temp TAMB - -40 25 85 °C

Supply Voltage VDDxxx Supply Voltage 3.135 3.3 3.465 V

Power supply Ramp Time TPWRRMP Power supply ramp must be monotonic 4 ms

Latched Input High Voltage VIH_LI Single-ended Latched Inputs 2.1 VDD + 0.3 V

Latched Input Low Voltage VIL_LI Single-ended Latched Inputs VSS - 0.3 0.8 V

Input Leakage Current IIN VIN = VDD , VIN = GND -5 5 uA 2

Operating Supply Current IDDOP3.3 All outputs loaded and running 119 155 mA

Input Frequency Fi23 25 27 MHz 3

Pin Inductance Lpin 57 nH

CIN Logic Inputs 1.5 3 5 pF

COUT Output pin capacitance 5 6 pF

CINX X1 & X2 pi ns 5 6 pF

Clk Stabilization TSTAB

From VDD Power-Up or de-assertion of PD

to 1st clock 3.2 5 ms

Tfall_SE TFALL 10 ns 1

Tris e_SE TRISE 10 ns 1

SMBus Voltage VDD 2.7 3.3 V

Low-level Output Voltage VOLSMB @ IPULLUP 0.4 V

Current sinking at

VOLSMB = 0.4 V IPULLUP SMB Data Pin 4 mA

SCLK/SDATA

Clock/Data Rise Time TRI2C

(Max VIL - 0.15) to

(Min VIH + 0.15) 1000 ns

SCLK/SDATA

Clock/Data Fall Time TFI2C

(Min VIH + 0.15) to

(Max VIL - 0.15) 300 ns

SMBus Operating Frequency FSMBUS 400 kHz

1 Signal is required to be monotonic in this region.

2 Input leakage current does not include inputs with pull-up or pull-down resistors.

Input Capacitance

Fall/rise time of all 3.3V control inputs from

20-80%

NOTES on DC Pa ramete rs: (unle ss othe rwi se noted, guara nte ed by de si gn a nd characte riz ation, not 100% teste d i n production).

3 For margining purposes only. Normal operation should have Fin =25MHz.

FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY 6 MAY 5, 2017

6V49205B DATASHEET

AC Electrical Characteristics - Low Power HCSL-Compatible PCIe Outputs

Electrical Characteristics - Phase Jitter, PCIe Outputs at 100MHz

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES

MHz 2,3

ppmSSof f PCIe 100MHz or 125MHz ppm 1,2

ppmSSon PCIe @ -0.5% spread, 100MHz only ppm 1,2

Rising/Falling Edge Slew Rate tSLEW Differential Measurement 2.2 4.1 5.7 V/ns 1,3,6

Slew Rate Variation tSLVAR Single-ended Measurement 1 20 % 1,6

Maximum Output Voltage VHIGH Includes overshoot 793 1150 mV 6,7

Minimum Output Voltage VLOW Includes undershoot -300 -22 mV 6,7

Differential Voltage Swing VSWING Differential Measurement 300 mV 1,6

Crossing Point Voltage VXABS Single-ended Measurement 300 419 550 mV 1,4,6

Crossing Point Variation VXABSVAR Single-ended Measurement 115 140 mV 1,4,5

Duty Cycle DCYC Differential Measurement 45 50.1 55 % 1

PCIe Jitter - Cycle to Cycle PCIeJC2C Differential Measurement 36 125 ps 1

PCIe[5:0] Skew TSKEwPCIe50 Differential Measurement 1172 1500 ps 1,6,8

Spread Spectrum Modulation

Frequency fSSMOD Triangular Modulation 30 31.5 33 kHz

Notes for PCIe Cloc ks:

1 Guaranteed by design and characterization, not 100% tested in production.

2 Clock Frequency specifications are guaranteed assuming that REF is at 25MHz.

3 Slew rate measured through V_swing voltage range centered about differential zero.

4 Vcross is defined at the voltage where Clock = Clock#.

Synthesis error 0

+/-100

Clock Frequency f Spread off 100.00

125.00

5 Only applies to the differential rising edge (Clock rising, Clock# falling.)

6 At default SMBus settings.

7 The Freescale P-series CPU's have internal terminations on their SerDes Reference Clock inputs. The resulting amplitude at these inputs will be 1/2 of the

values listed, which are well within the 800mV Freescale specification for these inputs.

8 This value includes an intentional output-to-output skew of approximately 250ps.

PARAMETER SYMBOL CONDITIONS MIN TYP

MAX

INDUSTRY

SPEC LIMIT

UNITS

NOTES

hPCIe1

PCIe Gen 1 phase jitter 35 56 86 ps 1,2,3

tjphPCIe2Lo

PCIe Gen 2 phase jitter

Lo-band content

1.6 2.4 3 ps

(RMS)

1,2,3

tjphPCIe2Hi

PCIe Gen 2 phase jitter

Hi-band content 1.9 2.8 3.1 ps

(RMS) 1,2,3

tjphPCIe3 PCIe Gen 3 phase jitter 0.5 0.83 1 ps

(RMS)

1,2,3

Notes on Phase Jitter:

Sample size of at least 100K cycles. This fi

ures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1

-12

Applies to PCIe outputs @ default amplitude and 100MHz with spread off or at -0.5%.

1 See http://www.pcisig.com for complete specs. Guaranteed by design and characterization, not tested in production.

Jitter, Phase

MAY 5, 2017 7 FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY

6V49205B DATASHEET

Electrical Characteristics - DDR Clock

Electrical Characteristics - Sys_CCB

Electrical Characteristics - 125M

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES

fDDR66.66 SEL100#_66 = 1, VT = OVDD/2 V MHz 2,3,6

fDDR100 SEL100#_66 = 0, VT = OVDD/2 V MHz 2,3,6

ppmSSof f Spread off ppm 1,2,5

ppmSSon Spread on ppm 1,2,5

Output High Voltage VOH VOH at the selected operating frequency 2.4 V 1

Output Low Voltage VOL VOL at the selected operating frequency 0.4 V 1

tSLEW00 '00' = Hi-Z V/ns

tSLEW01 '01' Slow Slew Rate (Averaging on) 1.1 1.6 2.3 V/ns 1,3,8

tSLEW10 '10' Fast Slew Rate (Averaging on) 1.6 2.3 3.2 V/ns 1,3,8

tSLEW11 '11' Fastest Slew Rate (Averaging on) 1.8 2.7 3.7 V/ns 1,3,8

Duty Cycle dt1 VT = OVDD/2 V 40 51.4 60 % 1,6

Jitter, Peak period jitter tjpeak VT = OVDD/2 V ±96 ±150 ps 1,6

Phase Noise tphasenoise -56dBc 10 500 kHz 1,7

AC Input Swing Limits @ 3.3V

OVDD VAC

This is the difference between VOL and

VOH at the selected operating frequency. 1.9 3.4 V 1

Spread Spectrum Modulation

Frequency fSSMOD Triangular Modulation 30 32.3 60 kHz

Slew Rate

VDDO = 3.3V

Hi-Z

DDR Clock Frequency 66.666

100.00

Synthesis error 0

+/-150

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES

FS(1:0) = 00, VT = OVDD/2 V MHz 2,3,6

FS(1:0) = 01, VT = OVDD/2 V MHz 2,3,6

FS(1:0) = 10, VT = OVDD/2 V MHz 2,3,6

FS(1:0) = 11, VT = OVDD/2 V MHz 2,3,6

ppmSSof f Spread off ppm 1,2,5

ppmSSon Spread on ppm 1,2,5

Output High Voltage VOH VOH at the selected operating frequency 2.4 V 1

Output Low Voltage VOL VOL at the selected operating frequency 0.4 V 1

tSLEW00 '00' = Hi-Z V/ns

tSLEW01 '01' Slow Slew Rate (Averaging on) 0.8 1.4 2.1 V/ns 1,3,8

tSLEW10 '10' Fast Slew Rate (Averaging on) 0.9 1.6 2.5 V/ns 1,3,8

tSLEW11 '11' Fastest Slew Rate (Averaging on) 1.1 1.9 3.1 V/ns 1,3,8

Duty Cycle dt1 VT = OVDD/2 V 40 51.4 60 % 1,6

Jitter, Peak period jitter tjpeak VT = OVDD/2 V, SSC < 0.75% ±116 ±150 ps 1

Phase Noise tphasenoise -56dBc 10 500 kHz 1,7

AC Input Swing Limits @ 3.3V

OVDD VAC

This is the difference between VOL and

VOH at the selected operating frequency. 1.9 V 1

Spread Spectrum Modulation

Frequency fSSMOD Triangular Modulation 0 31.5 60 kHz

Hi-Z

Slew Rate

VDDO = 3.3V

83.333

Synthesis error 0

+/-150

Clock Frequency fSys_CCB

66.666

100.00

80.00

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES

Clock frequency f125M VT = OVDD/2 V ns 2,3,6

Synthesis error ppm ppm 1,2,5

Output High Voltage VOH VOH at the selected operating frequency 2.2 V 1

Output Low Voltage VOL VOL at the selected operating frequency 0.5 V 1

Rise/Fall time

VDDO = 3.3V tRF125M3.3V Measured between 0.6V and 2.7V 0.7 1 ns 1,3

Duty Cycle dt1 VT = OVDD/2 V 47 52 53 % 1

Jitter, Peak period jitter tjpeak VT = OVDD/2 V ±150 ps 1

125.00

FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY 8 MAY 5, 2017

6V49205B DATASHEET

Electrical Characteristics - REF(5:0)

Electrical Characteristics - USB_CLK(2:1)

Electrical Characteristics - 2.048M(1:0)

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES

Clock Frequency f VT = OVDD/2 V MHz 2,3

Crystal Frequency Error ppm Including all aging and tuning effects -50 50 ppm 1,2

Output High Voltage VOH VOH at the selected operating frequency 2.2 V 1

Output Low Voltage VOL VOL at the selected operating frequency 0.4 V 1

Slew Rate

VDDO 3 3V

tSLEW '00' = Hi-Z 1.0 1.7 2.7 V/ns 1,3,4

Duty Cycle dt1 VT = OVDD/2 V 40 51 60 % 1

Pin to Pin Skew tskew

VT = 1.5 V, odd/even outputs have an

intentional 180degree phase shift. ps 1

Jitter, Peak period jitter tjpeak VT = OVDD/2 V ±78 ±200 ps 1

Jitter, Phase tjphase (12kHz-5MHz), VT = 1.5 V 1.7 3 ps rms 1

N/A

25.00

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES

MHz 2,3

Synthesis error ppm ppm 1,2,5

Output High Voltage VOH VOH at the selected operating frequency 2.2 V 1

Output Low Voltage VOL VOL at the selected operating frequency 0.4 V 1

tSLEW00 '00' = Hi-Z V/ns

tSLEW01 '01' Slow Slew Rate (Averaging on) 1.0 1.4 1.8 V/ns 1,3,4

tSLEW10 '10' Fast Slew Rate (Averaging on) 1.5 2.0 2.7 V/ns 1,3,4

tSLEW11 '11' Fastest Slew Rate (Averaging on) 1.8 2.3 3.1 V/ns 1,3,4

Duty Cycle dt1 VT = OVDD/2 V 45 50.3 55 % 1

Jitter, RMS tjRMS 12kHz to Nyquist 23 120 ps 1

Jitter, Cycle to cycle tjcyc-cyc VT = OVDD/2 V 142 350 ps 1

Slew Rate

VDDO = 3.3V

Hi-Z

24.00

Clock Frequency fUSB_CLK VT = OVDD/2 V 12.00

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES

Clock Frequency fUSB_CLK VT = OVDD/2 V MHz 2,3,6

Synthesis error ppm ppm 1,2,5

Output High Voltage VOH VOH at the selected operating frequency 2.2 V 1

Output Low Voltage VOL VOL at the selected operating frequency 0.4 V 1

tSLEW00 '00' = Hi-Z V/ns

tSLEW01 '01' Slow Slew Rate (Averaging on) 1.1 1.7 2.5 V/ns 1,3,4

tSLEW10 '10' Fast Slew Rate (Averaging on) 1.6 2.3 3.2 V/ns 1,3,4

tSLEW11 '11' Fastest Slew Rate (Averaging on) 1.8 2.6 3.6 V/ns 1,3,4

Duty Cycle dt1 VT = OVDD/2 V 45 46.7 55 % 1

Pin to Pin Skew tskew VT = OVDD/2 V 108 250 ps 1

Jitter, RMS tjRMS 12kHz to Nyquist 47 70 ps 1

Jitter, Peak period jitter tjpeak VT = OVDD/2 V ±170 ±250 ps 1

Notes for si ngl e -e nded clocks:

1 Guaranteed by design and characterization, not 100% tested in production.

2 Clock Frequency specifications are guaranteed assuming that REF is at 25MHz.

3 At default SMBus settings.

4 Measured between 20% and 80% of OVDD.

5 This is the frequency error with respect to the crystal frequency.

6 Measured at the rising and/or falling edge at OVDD/2 V.

7 Phase noise is calculated as the FFT of the TIE jitter.

8 Slew rate is measured from ±0.3ΔVAC at the center of peak to peak voltage at the clock input.

Hi-Z

Slew Rate

VDDO = 3.3V

2.048

MAY 5, 2017 9 FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY

6V49205B DATASHEET

General SMBus Serial Interface Information

How to Write

•Controller (host) sends a start bit

•Controller (host) sends the write address

•IDT clock will acknowledge

•Controller (host) sends the beginning byte location = N

•IDT clock will acknowledge

•Controller (host) sends the byte count = X

•IDT clock will acknowledge

•Controller (host) starts sending Byte N through Byte

N+X-1

•IDT clock will acknowledge each byte one at a time

•Controller (host) sends a stop bit

Note: I2C compatible. Native mode is SMBus Block mode

protocol. To use I2C Byte mode set the 2^7 bit in the command

Byte. No Byte count is used.

How to Read

•Controller (host) will send a start bit

•Controller (host) sends the write address

•IDT clock will acknowledge

•Controller (host) sends the beginning byte location = N

•IDT clock will acknowledge

•Controller (host) will send a separate start bit

•Controller (host) sends the read address

•IDT clock will acknowledge

•IDT clock will send the data byte count = X

•IDT clock sends Byte N+X-1

•IDT clock sends Byte 0 through Byte X (if X(H) was

written to Byt e 8)

•Controller (host) will need to acknowledge each byte

•Controller (host) will send a not acknowledge bit

•Controller (host) will send a stop bit

Index Block Write Operation

Controller (Host) IDT (Slave/Receiver)

TstarT bit

Slave Address D2(H)

WR WRite

ACK

Beginning Byte = N

ACK

Data Byte Count = X

ACK

Beginning Byte N

X Byte

ACK

Byte N + X - 1

ACK

PstoP bit

Index Block Read Operation

Controller (Host) IDT (Slave/Receiver)

TstarT bit

Slave Address D2(H)

WR WRite

ACK

Beginning Byte = N

ACK

RT Repeat starT

Slave Address D3(H)

RD ReaD

ACK

Data Byte Count=X

ACK

X Byte

Beginning Byte N

ACK

Byte N + X - 1

N Not acknowledge

PstoP bit

FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY 10 MAY 5, 2017

6V49205B DATASHEET

Byte 0 Frequency and Spread Select Register

Bit Name Description Type Default

7 SS4 RW 0

6 SS3 RW 0

5 SS2 RW 0

4 SS1 RW 0

3 SS0 RW 0

2 REF_5_EN Output enable for REF_5 RW 1

1 REF_4_EN Output enable for REF_4 RW 1

0 REF_3_EN Output enable for REF_5 RW 1

Byte 1 Output Enable Register

Bit Name Description Type Default

7 REF_2_EN Output enable for REF_2 RW 1

6 REF_1_EN Output enable for REF_1 RW 1

5 REF_0_EN Output enable for REF_0 RW 1

4 USB_CLK1_EN Output enable for USB_CLK1 RW 1

3 USB_CLK2_EN Output enable for USB_CLK2 RW 1

2 CK2.048_0_EN Output enable for CK2.048_0 RW 1

1 CK2.048_1_EN Output enable for CK2.048_1 RW 1

0 DDRCLK_EN Output enable for DDRCLK RW 1

Byte 2 Output Enable Register

Bit Name Description Type Default

7 Sys_CCB_EN Output enable for Sys_CCB RW 1

6 PCIe5_EN Output enable for PCIe5 RW 1

5 PCIe4_EN Output enable for PCIe4 RW 1

4 PCIe3_EN Output enable for PCIe3 RW 1

3 PCIe2_EN Output enable for PCIe2 RW 1

2 PCIe1_EN Output enable for PCIe1 RW 1

1 PCIe0_EN Output enable for PCIe0 RW 1

0 125M_EN Output enable for 125M RW 1

Byte 3 Slew Rate Control Register

Bit Name Description Type Default

7 USB1_SLEW1 RW 0

6 USB1_SLEW0 RW 1

5 USB2_SLEW1 RW 0

4 USB2_SLEW0 RW 1

3 CK2.048_SLEW1 RW 1

2 CK2.048_SLEW0 RW 1

1 Sys_CCB_SLEW1 RW 0

0 Sys_CCB_SLEW0 RW 1

Byte 4 Slew Rate Control Register

Bit Name Description Type Default

7 DDR_Slew1 RW 0

6 DDR_Slew0 RW 1

5 0

4 1

3FS1 RW Latch

2FS0 RW Latch

1 USB1_fSel USB_CLK1 Clock Frequency Select RW 0

0 USB2_fSel USB_CLK2 Clock Frequency Select RW 1

Byte 5 is Reserved

Sys_CCB and DDRCLK Spread

Selection Table

See Table 2: Sys_CCB and DDRCLK

Spread Table

DDRCLK Slew Rate Control See DDR Electrical Tables

Sys_CCB Frequency Select Latch See Table 3: Sys_CCB Frequency

Selection

12MHz 24MHz

Reserved

CK2.048_0 and CK2.048_1 Slew Rate

Control See CK2.048 Electrical Tables

Sys_CCB Slew Rate Control See Sys_CCB Electrical Tables

USB_CLK1 Slew Rate Control See USB Electrical Tables

USB_CLK2 Slew Rate Control See USB Electrical Tables

Output Disabled Output Enabled

PCIE Spread Selection Table See Table 1: PCIE Spread Table

Output Disabled Output Enabled

MAY 5, 2017 11 FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY

6V49205B DATASHEET

Recommended Crystal Characteristics

Byte 6 PCI Express Amplitude Control Register

Bit Name Description Type Default

7 PCIE_AMP1 RW 0

6 PCIE_AMP0 RW 1

5 SEL100#_66 DDRCLK latch select R latch

4 SELPCIE125#_100 PCI Express latch select R latch

3 Reserved Reserved RW 0

2 Reserved Reserved RW 1

1 Reserved Reserved RW 0

0 Reserved Reserved RW 1

Byte 7 Revision and Vendor ID Register

Bit Name Description Type Default

7REV ID R 0

6REV ID R 0

5REV ID R 0

4REV ID R 1

3 Vendor ID R 0

2 Vendor ID R 0

1 Vendor ID R 0

0 Vendor ID R 1

Byte 8 Byte Count Register

Bit Name Description Type Default

7BC7 RW 0

6BC6 RW 0

5BC5 RW 0

4BC4 RW 0

3BC3 RW 0

2BC2 RW 1

1BC1 RW 0

0BC0 RW 1

Byte Count Programming b(7:0)

Writing to this register will configure how

many bytes will be read back.

PCI Express Amplitude Control See Table 4: PCIe Amplitude Selection

Table

100MHz 66MHz

125MHz 100MHz

Revision ID

Vendor ID

PARAMETER VALUE UNITS NOTES

Frequency 25 MHz 1

Resonance Mode Fundamental

Frequency Tolerance @ 25°C

20 PPM Max 1

Frequency Stability, ref @ 25°C Over

Operating Temperature Range ±20 PPM Max 1

Temperature Range (commercial) 0~70 °

Temperature Range (industrial) -40~85 °C1

Equivalent Series Resistance (ESR) 50

Ω

Max 1

Shunt Capacitance (C

)7pF Max1

Load Capacitance (C

)8pF Max1

Drive Level 0.1 mW Max 1

Aging per year ±5 PPM Max 1

FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY 12 MAY 5, 2017

6V49205B DATASHEET

Test Loads

Thermal Characteristics (48-TSSOP)

Thermal Characteristics (48-VFQFPN)

Marking Diagrams

Notes:

1. “$” is the mark code.

2. “YYWW” is the last two digits of the year, and the week number that the part was assembled.

3. “G” after the two-letter package code denotes Pb free package.

4. “I” denotes industrial temperature range.

5. Bottom marking for TSSOP: country of origin if not USA.

2pF

L inches

Differential Zo

2pF

Low-Power push-pull HCSL Output test load

(integrated terminations)

Rs=39

Test Load

CL=4.7pF

except

DDRCLK

outputs

where

CL=15pf

Single-ended

Output

Device

Differential Test Load, Zo = 100ohm, L = 5 inches

PARAMETER SYMBOL CONDITIONS PKG TYP

VALUE UNITS NOTES

Junction to Case 28 °C/W 1

Junction to Base 42 °C/W 1

JA0

Junction to Air, still air 62 °C/W 1

JA1

Junction to Air, 1 m/s air flow 54 °C/W 1

θJA3 Junction to Air, 3 m/s air flow 51 °C/W 1

PAG48Thermal Resistance

PARAMETER SYMBOL CONDITIONS PKG TYP

VALUE UNITS NOTES

Junction to Case 25 °C/W 1

Junction to Base 3.1 °C/W 1

JA0

Junction to Air, still air 32 °C/W 1

JA1

Junction to Air, 1 m/s air flow 25 °C/W 1

θJA3 Junction to Air, 3 m/s air flow 22 °C/W 1

1ePad soldered to board

Thermal Resistance NLG48

124

IDT

6V49205BPAGI

YYWW$

48TSSOP

IDT6V4

9205BN

LGI

YYWW$

48VFQFPN

MAY 5, 2017 13 FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY

6V49205B DATASHEET

Package Outline and Dimensions (7 x 7mm 48-VFQFPN)

FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY 14 MAY 5, 2017

6V49205B DATASHEET

Package Outline and Dimensions (7 x 7mm 48-VFQFPN), cont.

MAY 5, 2017 15 FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY

6V49205B DATASHEET

Package Outline and Dimensions (6.10 mm Body 48-TSSOP)

FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY 16 MAY 5, 2017

6V49205B DATASHEET

Package Outline and Dimensions (6.10 mm Body 48-TSSOP) , cont.

MAY 5, 2017 17 FREESCALE P10XX AND P20XX SYSTEM CLOCK WITH SELECTABLE DDR FREQUENCY

6V49205B DATASHEET

Ordering Information

“G” after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

Revision History

Part / Order Number Marking Shipping Packaging Package Temperature

6V49205BPAGI see page 12 Tubes 48-pin TSSOP -40to +85C

6V49205BPAGI8 Tape and Reel 48-pin TSSOP -40to +85C

6V49205BNLGI see page 12 Tray 48-pin VFQFPN -40to +85C

6V49205BNLGI8 Tape and Reel 48-pin VFQFPN -40to +85C

Rev. Issue Date Issuer Description Page #

M 12/9/2013 R. Wade

1. Extensive overhaul of Electrical tables to more closely align

with Freescale published specifications.

2. Updated electrical tables with characterization data.

3. Clarified SMBus registers for Slew Rate Controls

4. Moved electrical tables in front of SMBus for consistency

with other data sheets.

5. Updated Thermal Data and added test loads for clarity.

6. Updated front page text

7. Minor updates to pin names (mainly power and ground) for

consistency and clarity

8. Move to Final

Various

N6/2/2014 R. Wade 1. Corrected pin description for pin 44. 3

P8/10/2015 R. Wade 1. Updated SMBus operating frequency from 100KHz minimum

to 400KHz maximum. 5

Q5/11/2016 RDW

1. Correct PCIeT_LRn and PCIeC_LRn to be PCIeT_Ln and

PCIeC_Ln to indicate that the Rs for the PCIe outputs is outside

the part and to correct the pin description accordingly. The test

loads for the device are correct.

2. Update block diagram PCIe pin names to be consistent.

1-3

R11/22/2016 RDW

1. Undo Revision Q

2. PCIe outputs have integrated terminations for 100ohm

differential Zo.

3. Update Test Loads

4. Update Features/Benefits

1-3, 12

S5/5/2017 RDW

1. Updated bit values in the “Sys_CCB Frequency Select” table.

2. Updated 48-TSSOP and 48-VFQFPN package outline

drawings.

3. Updated legal disclaimer.

3, 13-16

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as “IDT”) reserve the right to modify the products and/or specifications described herein at any time, without

notice, at IDT’s sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed

in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any

particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intel-

lectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably

expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of

Corporate Headquarters

6024 Silver Creek Valley Road

San Jose, CA 95138 USA

www.IDT.com

Sales

www.idt.com/go/sales

Tech Support

www.idt.com/go/support