


**FEATURES**

- All-Silicon Timing Circuit
- Five Taps Equally Spaced
- Delays are Stable and Precise
- Both Leading- and Trailing-Edge Accuracy
- 3.3V Version of the DS1100
  
- Low-Power CMOS
- TTL-/CMOS-compatible
- Vapor-Phase and IR Solderable
- Custom Delays Available
- Fast-Turn Prototypes
- Delays Specified Over Both Commercial and Industrial Temperature Ranges

**PIN ASSIGNMENT**



**PIN DESCRIPTION**

- |                 |                     |
|-----------------|---------------------|
| TAP 1 to TAP 5  | - TAP Output Number |
| V <sub>CC</sub> | - +3.3V             |
| GND             | - Ground            |
| IN              | - Input             |

**DESCRIPTION**

The DS1100L is a 3.3V version of the DS1100. It is characterized for operation over the range 3.0V to 3.6V. The DS1100L series delay lines have five equally spaced taps providing delays from 4ns to 500ns. These devices are offered in surface-mount packages to save PC board area. Low cost and superior reliability over hybrid technology is achieved by the combination of a 100% silicon delay line and industry-standard μSOP and SO packaging. The DS1100L 5-tap silicon delay line reproduces the input-logic state at the output after a fixed delay as specified by the extension of the part number after the dash. The DS1100L is designed to reproduce both leading and trailing edges with equal precision. Each tap is capable of driving up to ten 74LS loads.

Dallas Semiconductor can customize standard products to meet special needs.

Figure 1. LOGIC DIAGRAM





Table 1. DS1100L PART NUMBER DELAY TABLE (All Values in ns)

PART DS1100L-XXX	NOMINAL DELAYS				
	TAP 1	TAP 2	TAP 3	TAP 4	TAP 5
-20	4	8	12	16	20
-25	5	10	15	20	25
-30	6	12	18	24	30
-35	7	14	21	28	35
-40	8	16	24	32	40
-45	9	18	27	36	45
-50	10	20	30	40	50
-60	12	24	36	48	60
-75	15	30	45	60	75
-100	20	40	60	80	100
-125	25	50	75	100	125
-150	30	60	90	120	150
-175	35	70	105	140	175
-200	40	80	120	160	200
-250	50	100	150	200	250
-300	60	120	180	240	300
-500	100	200	300	400	500

Figure 2. TIMING DIAGRAM: SILICON DELAY LINE



**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground	-0.5V to +6.0V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-55°C to +125°C
Soldering Temperature	See IPC/JEDEC J-STD-020A Specification
Short-Circuit Output Current	50mA for 1s

\*This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

**DC ELECTRICAL CHARACTERISTICS**(V<sub>CC</sub> = 3.0V to 3.6V; T<sub>A</sub> = -40°C to +85°C.)

PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>		3.0	3.3	3.6	V	5
High-Level Input Voltage	V <sub>IH</sub>		2.0		V <sub>CC</sub> + 0.3	V	5
Low-Level Input Voltage	V <sub>IL</sub>		-0.3		0.8	V	5
Input-Leakage Current	I <sub>I</sub>	0.0V ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1.0		1.0	μA	
Active Current	I <sub>CC</sub>	V <sub>CC</sub> = Max; Freq. = 1MHz			10	mA	6, 8
High-Level Output Current	I <sub>OH</sub>	V <sub>CC</sub> = Min. V <sub>OH</sub> = 2.3			-1	mA	
Low-Level Output Current	I <sub>OL</sub>	V <sub>CC</sub> = Min. V <sub>OL</sub> = 0.5	8			mA	

**AC ELECTRICAL CHARACTERISTICS**(V<sub>CC</sub> = 3.0V to 3.6V; T<sub>A</sub> = -40°C to +85°C.)


PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS	NOTES
Input Pulse Width	t <sub>wI</sub>		20% of Tap 5 t <sub>PLH</sub>			ns	9
Input-to-Tap Delay Tolerance (Delays ≤ 40ns)	t <sub>PLH</sub> , t <sub>PHL</sub>	+25°C 3.3V	-2	Table 1	+2	ns	1, 3, 4, 7
		0°C to +70°C	-3	Table 1	+3	ns	1, 2, 3, 4, 7
		-40°C to +85°C	-4	Table 1	+4	ns	1, 2, 3, 4, 7
Input-to-Tap Delay Tolerance (Delays > 40ns)	t <sub>PLH</sub> , t <sub>PHL</sub>	+25°C 3.3V	-5	Table 1	+5	%	1, 3, 4, 7
		0°C to +70°C	-8	Table 1	+8	%	1, 2, 3, 4, 7
		-40°C to +85°C	-13	Table 1	+13	%	1, 2, 3, 4, 7
Output Rise or Fall Time	t <sub>oF</sub> , t <sub>oR</sub>			2.0	2.5	ns	
Power-Up Time	t <sub>pu</sub>				200	μs	
Input Period	Period		2(t <sub>wI</sub> )			ns	9

**CAPACITANCE**(T<sub>A</sub> = +25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>		5	10	pF	

**NOTES:**

- 1) Initial tolerances are  $\pm$  with respect to the nominal value at  $+25^{\circ}\text{C}$  and  $V_{CC} = 3.3\text{V}$  for both leading and trailing edge.
- 2) Temperature and voltage tolerance is with respect to the nominal delay value over the stated temperature range, and a supply-voltage range of  $3.0\text{V}$  to  $3.6\text{V}$ .
- 3) All tap delays tend to vary unidirectionally with temperature or voltage changes. For example, if TAP 1 slows down, all other taps also slow down; TAP3 can never be faster than TAP2.
- 4) Intermediate delay values are available on a custom basis. For further information, call (972) 371-4348.
- 5) All voltages are referenced to ground.
- 6) Measured with outputs open.
- 7) See *Test Conditions* section at the end of this data sheet.
- 8) Frequency higher than  $1\text{MHz}$  result in higher  $I_{CC}$  values.
- 9) At or near maximum frequency the delay accuracy can vary and will be application sensitive (i.e., decoupling, layout).

**Figure 3. TEST CIRCUIT**

## TERMINOLOGY

**Period:** The time elapsed between the leading edge of the first pulse and the leading edge of the following pulse.

**$t_{WI}$  (Pulse Width):** The elapsed time on the pulse between the 1.5V point on the leading edge and the 1.5V point on the trailing edge or the 1.5V point on the trailing edge and the 1.5V point on the leading edge.

**$t_{RISE}$  (Input Rise Time):** The elapsed time between the 20% and the 80% point on the leading edge of the input pulse.

**$t_{FALL}$  (Input Fall Time):** The elapsed time between the 80% and the 20% point on the trailing edge of the input pulse.

**$t_{PLH}$  (Time Delay, Rising):** The elapsed time between the 1.5V point on the leading edge of the input pulse and the 1.5V point on the leading edge of any tap output pulse.

**$t_{PHL}$  (Time Delay, Falling):** The elapsed time between the 1.5V point on the trailing edge of the input pulse and the 1.5V point on the trailing edge of any tap output pulse.

## TEST SETUP DESCRIPTION

Figure 3 illustrates the hardware configuration used for measuring the timing parameters on the DS1100L. The input waveform is produced by a precision pulse generator under software control. Time delays are measured by a time interval counter (20ps resolution) connected between the input and each tap. Each tap is selected and connected to the counter by a VHF switch control unit. All measurements are fully automated, with each instrument controlled by a central computer over an IEEE 488 bus.

## TEST CONDITIONS INPUT:


Ambient Temperature:	25°C ±3°C
Supply Voltage ( $V_{CC}$ ):	3.3V ±0.1V
Input Pulse:	High = 3.0V ± 0.1V Low = 0.0V ± 0.1V
Source Impedance:	50Ω max
Rise and Fall Time:	3.0ns max (measured between 10% and 90%)
Pulse Width:	500ns (1μs for -500 version)
Period:	1μs (2μs for -500 version)

## OUTPUT:

Each output is loaded with the equivalent of one 74F04 input gate. Delay is measured at the 1.5V level on the rising and falling edge.

## NOTE:

Above conditions are for test only and do not restrict the operation of the device under other data sheet conditions.

**ORDERING INFORMATION**

*EXAMPLE: The DS1100LZ-250 is a 250ns delay (input-to-tap 5) DS1100L in the SO package.*