VN808 OCTAL CHANNEL HIGH SIDE DRIVER General Features Type RDS(on) Iout VCC VN808 150m 0.7A 45V PowerSO-36 VCC/2 COMPATIBLE INPUT JUNCTION OVER-TEMPERATURE PROTECTION CASE OVER-TEMPERATURE PROTECTION FOR THERMAL INDEPENDENCE OF THE CHANNELS CURRENT LIMITATION SHORTED LOAD PROTECTION UNDERVOLTAGE SHUDOWN PROTECTION AGAINST LOSS OF GROUND VERY LOW STAND-BY CURRENT COMPLIANCE TO 61000-4-4 IEC TEST UP TO 4KV Description The VN808 is a monolithic device designed in STMicroelectronics VIPower M0-3 technology, intended for driving any kind of load with one side connected to ground. Active current limitation combined with thermal shutdown and automatic restart, protect the device against overload. In overload condition, channel turns OFF and back ON automatically so as to maintain junction temperature between TTSD and TR. If this condition makes case temperature reach TCSD, overloaded channel is turned OFF and and will restart only when case temperature has decreased down to TCR( see waveform 3 Figure 7 on page 9 ). Non overloaded channels continue to operate normally. Device automatically turns OFF in case of ground pin disconnection. This device is especially suitable for industrial applications conform to IEC 61131 Block Diagram September 2005 Rev 4 1/15 www.st.com 15 VN808 Table 1. Absolute Maximum Rating Symbol Parameter VCC DC Supply voltage -IGND DC ground pin reverse current TRAN Ground pin reverse current ( pulse duration < 1ms) IOUT DC Output current -IOUT Reverse DC output current IIN VIN DC Input current Input voltage range VESD Electrostatic discharge (R = 1.5KW; C = 100pF) PTOT Power dissipation at Tc = 25C Max inductive load ( VCC = 24V, RLOAD = 48, TA = 100C) LMAX Value 45 V -250 -6 mA A Internally limited A -2 A 10 mA -3/+VCC V 2000 V 96 W 2 H TJ Junction operating temperature Internally limited C TC Case operating temperature Internally limited C -55 to 150 C TSTG Table 2. Storage Temperature Pin Definitions and Functions Pin No. Symbol Function TAB VCC Positive power supply voltage 1 VCC Positive power supply voltage 2,3,4,5 NC Not connected 6 Input 1 Input of channel 1 7 Input 2 Input of channel 2 8 Input 3 Input of channel 3 9 Input 4 Input of channel 4 10 Input 5 Input of channel 5 11 Input 6 Input of channel 6 12 Input 7 Input of channel 7 13 Input 8 Input of channel 8 14,15,16,17,18 NC Not connected 19 GND 20 STATUS Common open source diagnostic for over-temperature 21,22 Output 8 High-Side output of channel 8 23,24 Output 7 High-Side output of channel 7 25,26 Output 6 High-Side output of channel 6 27.28 Output 5 High-Side output of channel 5 29,30 Output 4 High-Side output of channel 4 31,32 Output 3 High-Side output of channel 3 33,34 Output 2 High-Side output of channel 2 35,36 Output 1 High-Side output of channel 1 2/15 Unit Logic ground VN808 Figure 1. Connection Diagram (Top View) Figure 2. Current and Voltage Conventions 3/15 VN808 Table 3. Thermal data Symbol Parameter Value Unit RthJC Thermal resistance junction-case Max 1.3 C/W RthJA Thermal resistance junction-ambient Note:1 Max 50 C/W Note: 1. When mounted on FR4 printed circuit board with 0.5cm2 of copper area ( at least 35 think ) connected to all TAB pins. Electrical Characteristics (10.5V < VCC < 32V; -40C < TJ < 100C; unless otherwise specified) Table 4. Power Section Symbol Parameter VCC Operating supply voltage VUSD Undervoltage shutdown RON On state resistance IS Supply current Test Conditions Max. Unit 10.5 45 V 7 10.5 V 185 280 m m OFF state; VCC = 24V; T CASE = 25C ON state( all channels ON); VCC = 24V 150 A TCASE = 100C 12 mA 1 mA 5 A 3 V IOUT = 0.5A; TJ = 25C 150 VCC = V STAT = VIN = VGND = 24V Output current at turn-off IL(off) OFF state output current VIN = VOUT = 0V; VOUT = 0V VOUT(off) OFF state output voltage VIN = 0V, IOUT = 0A td(Vccon) Power-on delay time from VCC rising edge Symbol Typ. IOUT = 0.5A; ILGND Table 5. Min. 0 Figure 6. 1 ms Switching ( VCC = 24V ) Parameter Test Conditions Min. Typ. Max. Unit tON Turn-on time R L = 48 from 80% VOUT Figure 5. 50 100 s tOFF Turn-off time R L = 48 to 10% VOUT Figure 5. 75 150 s dVOUT/ dt(on) Turn-on voltage slope dVOUT/ dt(off) Turn-off voltage slope 4/15 R L = 48 from VOUT = 2.4V to VOUT = 19.2V Figure 5. R L = 48 from VOUT = 21.6V to VOUT = 2.4V Figure 5. 0.7 V/s 1.5 V/s VN808 Table 6. Symbol Input Pin Parameter VINL Input low level IINL Low level input current VINH Input high level IINH High level input current VI(HYST) Input hysteresis voltage IIN Table 7. Symbol Input current Test Conditions Min. Typ. VIN = VCC / 2 - 1V VCC /2+1 V VIN = VCC / 2 + 1V 150 Protections Parameter Test Conditions Min. Typ. Max. Unit 130 135 C Case reset temperature 110 TCHYST Case thermal hysteresis 7 15 Junction shutdown temperature 150 175 TR Junction reset temperature 135 THYST Junction thermal hysteresis Symbol V 300 TCR Table 8. 260 0.6 VIN = VCC = 32V 125 Vdemag V Case shut-down temperature Ilim Unit 80 TCSD TTSD Max. VCC /2-1 7 DC Short circuit current VCC = 24V; RLOAD = 10m Turn-off output clamp voltage IOUT = 0.5A; L = 6mH C C 200 C C 15 0.7 C 1.7 VCC-57 VCC-52 VCC-47 A V Status Pin Parameter IHSTAT High level output current ILSTAT Leakage current VCLSTAT Clamp voltage Test Conditions VCC = 18...32V; RSTAT = 1K ( Fault condition ) Min. Typ. Max. Unit 2 3 4 mA 0.1 A 8.0 V V Normal operation; VCC = 32V ISTAT = 1mA ISTAT = -1mA 6.0 6.8 -0.7 5/15 VN808 Figure 3. Equivalent Internal Block Diagram ( same structure for all channel ) VCC STATUS 52V 6.8V 50V OUTn 50V 110k INn 13 GND Figure 4. Application Example Filter for bus inductance effect., Optional protection for Make supply voltage stable and Avoid undervoltage shut-down Protection for IEC 61000-4-5 EMC filter Vcc24V- 28,2V IEC61131 . . . . . 22F uts np i ble ati p m co 2 / c Vc VCCdisconnection. Surge test suggested 1,5KE39xx . . . . 100nF Vin1 Imax 80A Load 2 Vin2 Load 3 Vin3 Vin8 VN808 Status . Load 1 10nF Protection against IEC 61000-4-6 Current injection test Load 8 Status output current From 2 to 4 mA RGND 10protection against disconnection On inductive loads PROTECTIONS INCLUDED IN THE DEVICE: IEC 61000-4-2 ESD test better than 2kV Human Body Model - IEC 61000-4-4 Burst test 6/15 VN808 Switching Time Waveforms Figure 5. Turn-on & Turn-off Figure 6. VCC Turn-on 7/15 VN808 Table 9. Truth Table Conditions INPUTn OUTPUTn STATUS Normal operation L H L H L L Current limitation L H L X L L Overtemperature (see waveforms 3, 4 Figure 7. Figure 8.) -> TJ > TTSD L H L L L H Undervoltage L H L L X X 8/15 VN808 Figure 7. Waveforms 9/15 VN808 Figure 8. 10/15 Waveforms ( continued ) VN808 Mechanical Data In order to meet environmental requirements, ST offers these devices in ECOPACK(R) packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com 11/15 VN808 Table 10. PowerSO-36 Mechanical Data 1. "D" and "E1" do not include mold flash or protusions - Mold flash or protusions shall non exceed 0.15mm (0.006 inch) - Critical dimensions are "a3", "E" and "G". Figure 9. 12/15 PowerSO-36 Scheme VN808 Table 11. Order Codes Package Tube Tape and Reel PowerSO-36 VN808 VN80813TR 13/15 VN808 Table 12. 14/15 Revision History Date Revision 13-Sep-2005 4 Changes Final release VN808 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners (c) 2005 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com 15/15