VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
1
VERSA 1100:
64KB Program + 64KB Data ISP/IAP FLASH memory
1KB RAM, 40 MHz, 8-Bit MCU
Datasheet Rev 1.1
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
2
Overview
The VRS1100 is an 8-bit microcontroller with 64K
Program Flash + 64K Data Flash memory and 1K of
RAM. The Flash memory In-System / In-Application
Programmable (ISP/IAP). The VRS1100 is based on
the architecture of the standard 8051 microcontroller.
A boot program can be programmed in the upper
section of the Flash memory to allow In-System
Programming of the Flash memory through the UART
interface. The In-Application Programming feature of
the Flash allows the processor to perform sector erase
and programming operations on the Flash memory.
The VRS1100’s features and powerful instruction set
make it a versatile and cost effective controller for
applications that require large amount of non-volatile
data storage or the ability to perform its own Firmware
code update.
The VRS1100 is supported by parallel programmers
available from Goal Semiconductor or other 3rd party
commercial programmers.
The VRS1100 is available in PLCC-44, QFP-44 and
DIP-40 packages in industrial temperature range.
FIGURE 1: VRS1100 FUNCTIONAL DIAGRAM
PORT 0
8051
PROCESSOR
PORT 3
PORT 2
PORT 1
PWM
PORT 4
64k x 8
Program
FLASH
2 INTERRUPT
INPUTS
UART
1024 Bytes of
RAM
RESET
TIMER 0
TIMER 2
TIMER 1 POWER
CONTROL
WATCHDOG
TIMER
ADDRESS/
DATA BUS
8
8
8
8
4
4
64k x 8
Data FLASH
Feature Set
• General 8051 pin compatible
• 64K Program + 64K Data Flash memory
• In-System / In-Application Flash Programming (ISP/IAP)
• Program voltage: 5V
• 1024 Bytes on chip data RAM
• Four 8-bit I/Os + one 4-bit I/O
• 4 PWM outputs on P1.3 to P1.7
• One Full Duplex UART serial port
• Three 16-bit Timers/Counters
• Watch Dog Timer
• Bit operation instruction
• 8-bit Unsigned Multiply and Division instructions
• BCD arithmetic
• Direct and Indirect Addressing
• Two Levels of Interrupt Priority and Nested Interrupts
• Power saving modes
• Code protection function
• Low EMI (inhibit ALE)
• Operating Temperature Range -40ºC to +85ºC
FIGURE 2: VRS1100 QFP-44 AND PLCC-44 PIN OUT DIAGRAMS
1
44
11
12
22
23
33
34
VRS1100
QFP-44
P2.6/A14
P2.5/A13
#PSEN
P2.7/A15
P4.1
ALE
P0.7/AD7
#EA
P0.5/AD5
P0.6/AD6
P0.4/AD4
#RD/P3.7
#WR/P3.6
XTAL1
XTAL2
P4.0
VSS
P2.1/A9
P2.0/A8
P2.3/A11
P2.2/A10
P2.4/A12
P1.6
PWM3/P1.5
RES
P1.7
P4.3
RXD/P3.0
#INT0/P3.2
TXD/P3.1
T0/P3.4
#INT1/P3.3
T1/P3.5
PWM1/P1.3
PWM2/P1.4
T2EX/P1.1
PWM0/P1.2
P4.2
T2/P1.0
P0.0/AD0
VDD
P0.2/AD2
P0.1/AD1
P0.3/AD3
P1.6
PWM3/P1.5
RES
P1.7
P4.3
RXD/P3.0
#INT0/P3.2
TXD/P3.1
T0/P3.4
#INT1/P3.3
T1/P3.5
#RD/P3.7
#WR/P3.6
XTAL1
XTAL2
P4.0
VSS
P2.1/A9
P2.0/A8
P2.3/A11
P2.2/A10
P2.4/A12
P2.6/A14
P2.5/A13
#PSEN
P2.7/A15
P4.1
ALE
P0.7/AD7
#EA
P0.5/AD5
P0.6/AD6
P0.4/AD4
PWM1/P1.3
PWM2/P1.4
T2EX/P1.1
PWM0/P1.2
P4.2
T2/P1.0
P0.0/AD0
VDD
P0.2/AD2
P0.1/AD1
P0.3/AD3
1
VRS1000
PLCC-44
6
7
17
18 28
29
39
40
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
3
Pin Descriptions for QFP-44/PLCC-44
TABLE 1: PIN DESCRIPTIONS FOR QFP-44/PLCC-44
QFP
- 44
PLCC
- 44 Name I/O Function
PWM3 O PWM Channel 3
1 7
P1.5 I/O Bit 5 of Port 1
2 8 P1.6 I/O Bit 6 of Port 1
3 9 P1.7 I/O Bit 7 of Port 1
4 10 RES I Reset
RXD I Receive Data
5 11
P3.0 I/O Bit 0 of Port 3
6 12 P4.3 I/O Bit 3 of Port 4
TXD O Transmit Data &
7 13
P3.1 I/O Bit 1 of Port 3
#INT0 I External Interrupt 0
8 14
P3.2 I/O Bit 2 of Port 3
#INT1 I External Interrupt 1
9 15
P3.3 I/O Bit 3 of Port 3
T0 I Timer 0
10 16
P3.4 I/O Bit 4 of Port 3
T1 I Timer 1 & 3
11 17
P3.5 I/O Bit 5 of Port
#WR O Ext. Memory Write
12 18
P3.6 I/O Bit 6 of Port 3
#RD O Ext. Memory Read
13 19
P3.7 I/O Bit 7 of Port 3
14 20 XTAL2 O Oscillator/Crystal Output
15 21 XTAL1 I Oscillator/Crystal In
16 22 VSS - Ground
17 23 P4.0 I/O Bit 0 of Port 4
P2.0 I/O Bit 0 of Port 2
18 24
A8 O Bit 8 of External Memory Address
P2.1 I/O Bit 1 of Port 2
19 25
A9 O Bit 9 of External Memory Address
P2.2 I/O Bit 2 of Port 2
20 26
A10 O Bit 10 of External Memory Address
P2.3 I/O Bit 3 of Port 2 &
21 27
A11 O Bit 11 of External Memory Address
P2.4 I/O Bit 4 of Port 2
22 28
A12 O Bit 12 of External Memory Address
P2.5 I/O Bit 5 of Port 2
23 29
A13 O Bit 13 of External Memory Address
QFP
- 44
PLCC
- 44 Name I/O Function
P2.6 I/O Bit 6 of Port 2
24 30
A14 O Bit 14 of External Memory Address
P2.7 I/O Bit 7 of Port 2
25 31
A15 O Bit 15 of External Memory Address
26 32 #PSEN O Program Store Enable
27 33 ALE O Address Latch Enable
28 34 P4.1 I/O Bit 1 of Port 4
29 35 #EA I External Access
P0.7 I/O Bit 7 Of Port 0
30 36
AD7 I/O Data/Address Bit 7 of External Memory
P0.6 I/O Bit 6 of Port 0
31 37
AD6 I/O Data/Address Bit 6 of External Memory
P0.5 I/O Bit 5 of Port 0
32 38
AD5 I/O Data/Address Bit 5 of External Memory
P0.4 I/O Bit 4 of Port 0
33 39
AD4 I/O Data/Address Bit 4 of External Memory
P0.3 I/O Bit 3 Of Port 0
34 40
AD3 I/O Data/Address Bit 3 of External Memory
P0.2 I/O Bit 2 of Port 0
35 41
AD2 I/O Data/Address Bit 2 of External Memory
P0. 1 I/O Bit 1 of Port 0 & Data
36 42
AD1 I/O Address Bit 1 of External Memory
P0.0 I/O Bit 0 Of Port 0 & Data
37 43
AD0 I/O Address Bit 0 of External Memory
38 44 VDD - VCC
39 1 P4.2 I/O Bit 2 of Port 4
T2 I Timer 2 Clock Out
40 2
P1.0 I/O Bit 0 of Port 1
T2EX I Timer 2 Control
41 3
P1.1 I/O Bit 1 of Port 1
PWM0 O PWM Channel 0
42 4
P1.2 I/O Bit 2 of Port 1
PWM1 O PWM Channel 1
43 5
P1.3 I/O Bit 3 of Port 1
PWM2 O PWM Channel 2
44 6
P1.4 I/O Bit 4 of Port 1
44
11
12
22
23
33 32 31 30 29 28 27 26 25 24
34
VRS1100
QFP-44
P2.6/A14
P2.5/A13
#PSEN
P2.7/A15
P4.1
ALE
P0.7/AD7
#EA
P0.5/AD5
P0.6/AD6
P0.4/AD4
#RD/P3.7
#WR/P3.6
XTAL1
XTAL2
P4.0
VSS
P2.1/A9
P2.0/A8
P2.3/A11
P2.2/A10
P2.4/A12
P1.6
PWM3/P1.5
RES
P1.7
P4.3
RXD/P3.0
#INT0/P3.2
TXD/P3.1
T0/P3.4
#INT1/P3.3
T1/P3.5
PWM1/P1.3
PWM2/P1.4
T2EX/P1.1
PWM0/P1.2
P4.2
T2/P1.0
P0.0/AD0
VDD
P0.2/AD2
P0.1/AD1
P0.3/AD3
21
20
19
18
17
16
15
14
1343
42
41
40
39
38
37
36
35
1 2 3 4 5 6 7 8 9 10
PWM0/P1.2
P1.6
PWM3/P1.5
RES
P1.7
P4.3
RXD/P3.0
#INT0/P3.2
TXD/P3.1
T0/P3.4
#INT1/P3.3
T1/P3.5
#RD/P3.7
#WR/P3.6
XTAL1
XTAL2
P4.0
VSS
P2.1/A9
P2.0/A8
P2.3/A11
P2.2/A10
P2.4/A12
P2.6/A14
P2.5/A13
#PSEN
P2.7/A15
P4.1
ALE
P0.7/AD7
#EA
P0.5/AD5
P0.6/AD6
P0.4/AD4
PWM1/P1.3
PWM2/P1.4
T2EX/P1.1
P4.2
T2/P1.0
P0.0/AD0
VDD
P0.2/AD2
P0.1/AD1
P0.3/AD3
1
VRS1100
PLCC-44
6
7
17
18 28
29
39
40
234
5
8
9
1
0
1
3
1
2
1
1
1
5
1
4
1
6
19 20 21 22 23 24 2625 27
30
33
32
31
35
34
37
36
38
4144 43 42
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
4
VRS1100 DIP40 Pin Descriptions
TABLE 2: VRS1100 PIN DESCRIPTIONS FOR DIP40 PACKAGE
DIP40 Name I/O Function
T2 I Timer 2 Clock Out
1 P1.0 I/O Bit 0 of Port 1
T2EX I Timer 2 Control
2 P1.1 I/O Bit 1 of Port 1
PWM0 O PWM Channel 0
3 P1.2 I/O Bit 2 of Port 1
PWM1 O PWM Channel 1
4 P1.3 I/O Bit 3 of Port 1
PWM2 O PWM Channel 2
5 P1.4 I/O Bit 4 of Port 1
PWM3 O PWM Channel 3
6 P1.5 I/O Bit 5 of Port 1
7 P1.6 I/O Bit 6 of Port 1
8 P1.7 I/O Bit 7 of Port 1
9 RESET I Reset
RXD I Receive Data
10 P3.0 I/O Bit 0 of Port 3
TXD O Transmit Data &
11 P3.1 I/O Bit 1 of Port 3
#INT0 I External Interrupt 0
12 P3.2 I/O Bit 2 of Port 3
#INT1 I External Interrupt 1
13 P3.3 I/O Bit 3 of Port 3
T0 I Timer 0
14 P3.4 I/O Bit 4 of Port 3
T1 I Timer 1 & 3
15 P3.5 I/O Bit 5 of Port
#WR O Ext. Memory Write
16 P3.6 I/O Bit 6 of Port 3
#RD O Ext. Memory Read
17 P3.7 I/O Bit 7 of Port 3
18 XTAL2 O Oscillator/Crystal Output
19 XTAL1 I Oscillator/Crystal In
20 VSS - Ground
T2 / P1.0
T2EX / P1.1
PWM0 / P1.2
PWM1 / P1.3
PWM2 / P1.4
PWM3 / P1.5
P1.6
P1.7
RESET
RXD / P3.0
TXD / P3.1
#INT0 / P3.2
#INT1 / P3.3
T0 / P3.4
T1 / P3.5
#WR / P3.6
#RD / P3.7
XTAL2
XTAL1
VSS
VRS1100-DAI40
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
VDD
P0.0 / AD0
P0.1 / AD1
P0.2 / AD2
P0.3 / AD3
P0.4 / AD4
P0.5 / AD5
P0.6 / AD6
P0.7 / AD7
#EA / VPP
ALE
PSEN
P2.7 / A15
P2.6 / A14
P2.5 / A13
P2.4 / A12
P2.3 / A11
P2.2 / A10
P2.1 / A9
P2.0 / A8
DIP40 Name I/O Function
P2.0 I/O Bit 0 of Port 2
21 A8 O Bit 8 of External Memory Address
P2.1 I/O Bit 1 of Port 2
22 A9 O Bit 9 of External Memory Address
P2.2 I/O Bit 2 of Port 2
23 A10 O Bit 10 of External Memory Address
P2.3 I/O Bit 3 of Port 2 &
24 A11 O Bit 11 of External Memory Address
P2.4 I/O Bit 4 of Port 2
25 A12 O Bit 12 of External Memory Address
P2.5 I/O Bit 5 of Port 2
26 A13 O Bit 13 of External Memory Address
P2.6 I/O Bit 6 of Port 2
27 A14 O Bit 14 of External Memory Address
P2.7 I/O Bit 7 of Port 2
28 A15 O Bit 15 of External Memory Address
29 #PSEN O Program Store Enable
30 ALE O Address Latch Enable
31 #EA /
VPP I External Access
Flash programming voltage input
P0.7 I/O Bit 7 Of Port 0
32 AD7 I/O
Data/Address Bit 7 of External
Memory
P0.6 I/O Bit 6 of Port 0
33 AD6 I/O
Data/Address Bit 6 of External
Memory
P0.5 I/O Bit 5 of Port 0
34 AD5 I/O
Data/Address Bit 5 of External
Memory
P0.4 I/O Bit 4 of Port 0
35 AD4 I/O
Data/Address Bit 4 of External
Memory
P0.3 I/O Bit 3 Of Port 0
36 AD3 I/O
Data/Address Bit 3 of External
Memory
P0.2 I/O Bit 2 of Port 0
37 AD2 I/O
Data/Address Bit 2 of External
Memory
P0. 1 I/O Bit 1 of Port 0 & Data
38 AD1 I/O Address Bit 1 of External Memory
P0.0 I/O Bit 0 Of Port 0 & Data
39 AD0 I/O Address Bit 0 of External Memory
40 VDD - Supply input
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
5
Instruction Set
The following table describes the instruction set of the
VRS1100. The instructions are binary code compatible and
perform the same functions as the industry standard 8051
ones.
TABLE 3: LEGEND FOR INSTRUCTION SET TABLE
Symbol Function
A Accumulator
Rn Register R0-R7
Direct Internal register address
@Ri Internal register pointed to by R0 or R1 (except MOVX)
rel Two's complement offset byte
bit Direct bit address
#data 8-bit constant
#data 16 16-bit constant
addr 16 16-bit destination address
addr 11 11-bit destination address
TABLE 4: VRS1100 INSTRUCTION SET
Mnemonic Description Size
(bytes) Instr. Cycles
Arithmetic instructions
ADD A, Rn Add register to A 1 1
ADD A, direct Add direct byte to A 2 1
ADD A, @Ri Add data memory to A 1 1
ADD A, #data Add immediate to A 2 1
ADDC A, Rn Add register to A with carry 1 1
ADDC A, direct Add direct byte to A with carry 2 1
ADDC A, @Ri Add data memory to A with carry 1 1
ADDC A, #data Add immediate to A with carry 2 1
SUBB A, Rn Subtract register from A with borrow 1 1
SUBB A, direct Subtract direct byte from A with borrow 2 1
SUBB A, @Ri Subtract data mem from A with borrow 1 1
SUBB A, #data Subtract immediate from A with borrow 2 1
INC A Increment A 1 1
INC Rn Increment register 1 1
INC direct Increment direct byte 2 1
INC @Ri Increment data memory 1 1
DEC A Decrement A 1 1
DEC Rn Decrement register 1 1
DEC direct Decrement direct byte 2 1
DEC @Ri Decrement data memory 1 1
INC DPTR Increment data pointer 1 2
MUL AB Multiply A by B 1 4
DIV AB Divide A by B 1 4
DA A Decimal adjust A 1 1
Logical Instructions
ANL A, Rn AND register to A 1 1
ANL A, direct AND direct byte to A 2 1
ANL A, @Ri AND data memory to A 1 1
ANL A, #data AND immediate to A 2 1
ANL direct, A AND A to direct byte 2 1
ANL direct, #data AND immediate data to direct byte 3 2
ORL A, Rn OR register to A 1 1
ORL A, direct OR direct byte to A 2 1
ORL A, @Ri OR data memory to A 1 1
ORL A, #data OR immediate to A 2 1
ORL direct, A OR A to direct byte 2 1
ORL direct, #data OR immediate data to direct byte 3 2
XRL A, Rn Exclusive-OR register to A 1 1
XRL A, direct Exclusive-OR direct byte to A 2 1
XRL A, @Ri Exclusive-OR data memory to A 1 1
XRL A, #data Exclusive-OR immediate to A 2 1
XRL direct, A Exclusive-OR A to direct byte 2 1
XRL direct, #data Exclusive-OR immediate to direct byte 3 2
CLR A Clear A 1 1
CPL A Compliment A 1 1
SWAP A Swap nibbles of A 1 1
RL A Rotate A left 1 1
RLC A Rotate A left through carry 1 1
RR A Rotate A right 1 1
RRC A Rotate A right through carry 1 1
Mnemonic Description Size
(bytes) Instr. Cycles
Boolean Instruction
CLR C Clear Carry bit 1 1
CLR bit Clear bit 2 1
SETB C Set Carry bit to 1 1 1
SETB bit Set bit to 1 2 1
CPL C Complement Carry bit 1 1
CPL bit Complement bit 2 1
ANL C,bit Logical AND between Carry and bit 2 2
ANL C,#bit Logical AND between Carry and not bit 2 2
ORL C,bit Logical ORL between Carry and bit 2 2
ORL C,#bit Logical ORL between Carry and not bit 2 2
MOV C,bit Copy bit value into Carry 2 1
MOV bit,C Copy Carry value into Bit 2 2
Data Transfer Instructions
MOV A, Rn Move register to A 1 1
MOV A, direct Move direct byte to A 2 1
MOV A, @Ri Move data memory to A 1 1
MOV A, #data Move immediate to A 2 1
MOV Rn, A Move A to register 1 1
MOV Rn, direct Move direct byte to register 2 2
MOV Rn, #data Move immediate to register 2 1
MOV direct, A Move A to direct byte 2 1
MOV direct, Rn Move register to direct byte 2 2
MOV direct, direct Move direct byte to direct byte 3 2
MOV direct, @Ri Move data memory to direct byte 2 2
MOV direct, #data Move immediate to direct byte 3 2
MOV @Ri, A Move A to data memory 1 1
MOV @Ri, direct Move direct byte to data memory 2 2
MOV @Ri, #data Move immediate to data memory 2 1
MOV DPTR, #data Move immediate to data pointer 3 2
MOVC A, @A+DPTR Move code byte relative DPTR to A 1 2
MOVC A, @A+PC Move code byte relative PC to A 1 2
MOVX A, @Ri Move external data (A8) to A 1 2
MOVX A, @DPTR Move external data (A16) to A 1 2
MOVX @Ri, A Move A to external data (A8) 1 2
MOVX @DPTR, A Move A to external data (A16) 1 2
PUSH direct Push direct byte onto stack 2 2
POP direct Pop direct byte from stack 2 2
XCH A, Rn Exchange A and register 1 1
XCH A, direct Exchange A and direct byte 2 1
XCH A, @Ri Exchange A and data memory 1 1
XCHD A, @Ri Exchange A and data memory nibble 1 1
Branching Instructions
ACALL addr 11 Absolute call to subroutine 2 2
LCALL addr 16 Long call to subroutine 3 2
RET Return from subroutine 1 2
RETI Return from interrupt 1 2
AJMP addr 11 Absolute jump unconditional 2 2
LJMP addr 16 Long jump unconditional 3 2
SJMP rel Short jump (relative address) 2 2
JC rel Jump on carry = 1 2 2
JNC rel Jump on carry = 0 2 2
JB bit, rel Jump on direct bit = 1 3 2
JNB bit, rel Jump on direct bit = 0 3 2
JBC bit, rel Jump on direct bit = 1 and clear 3 2
JMP @A+DPTR Jump indirect relative DPTR 1 2
JZ rel Jump on accumulator = 0 2 2
JNZ rel Jump on accumulator 1= 0 2 2
CJNE A, direct, rel Compare A, direct JNE relative 3 2
CJNE A, #d, rel Compare A, immediate JNE relative 3 2
CJNE Rn, #d, rel Compare reg, immediate JNE relative 3 2
CJNE @Ri, #d, rel Compare ind, immediate JNE relative 3 2
DJNZ Rn, rel Decrement register, JNZ relative 2 2
DJNZ direct, rel Decrement direct byte, JNZ relative 3 2
Miscellaneous Instruction
NOP No operation 1 1
Rn: Any of the register R0 to R7
@Ri: Indirect addressing using Register R0 or R1
#data: immediate Data provided with Instruction
#data16: Immediate data included with instruction
bit: address at the bit level
rel: relative address to Program counter from +127 to –128
Addr11: 11-bit address range
Addr16: 16-bit address range
#d: Immediate Data supplied with instruction
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
6
Special Function Registers (SFR)
Addresses 80h to FFh of the SFR address space can be accessed in direct addressing mode only. The following table
lists the VRS1100 Special Function Registers.
TABLE 5: SPECIAL FUNCTION REGISTERS (SFR)
SFR
Register
SFR
Adrs Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset
Value
P0 80h - - - - - - - -
1111 1111b
SP 81h - - - - - - - -
0000 0111b
DPL 82h - - - - - - - -
0000 0000b
DPH 83h - - - - - - - -
0000 0000b
MPAGE 85h - - - - - - - -
0000 0000b
DBANK 86h BSE - - - BS3 BS2 BS1 BS0
0000 0001b
PCON 87h SMOD - - - GF1 GF0 PDOWN IDLE
0000 0000b
TCON 88h TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0
0000 0010b
TMOD 89h GATE1 C/T1 M1.1 M0.1 GATE0 C/T0 M1.0 M0.0
0000 0000b
TL0 8Ah - - - - - - - -
0000 0000b
TL1 8Bh - - - - - - - -
0000 0000b
TH0 8Ch - - - - - - - -
0000 0000b
TH1 8Dh - - - - - - - -
0000 0000b
P1 90h - - - - - - - -
1111 1111b
WDTKEY 97h - - - - - - - -
0000 0000b
SCON 98h SM0 SM1 SM2 REN TB8 RB8 TI RI 0000 0000b
SBUF 99h - - - - - - - -
0111 1111b
PWME 9Bh - - PWM3E PWM2E PWM1E PWM0E - - 0000 0000b
WDTCTRL 9Fh WDTE - CLEAR - - PS2 PS1 PS0 0000 0000b
P2 A0h - - - - - - - -
1111 1111b
PWMC A3h - - - - - - PDCK1 PDCK0
0000 0000b
PWMD0 A4h PWMD0.4 PWMD0.3 PWMD0.2 PWMD0.1 PWMD0.0 NP0.2 NP0.1 NP0.0 0000 0000b
PWMD1 A5h PWMD1.4 PWMD1.3 PWMD1.2 PWMD1.1 PWMD1.0 NP1.2 NP1.1 NP1.0 0000 0000b
PWMD2 A6h PWMD2.4 PWMD2.3 PWMD2.2 PWMD2.1 PWMD2.0 NP2.2 NP2.1 NP2.0 0000 0000b
PWMD3 A7h PWMD3.4 PWMD3.3 PWMD3.2 PWMD3.1 PWMD3.0 NP3.2 NP3.1 NP3.0 0000 0000b
IE A8h EA - ET2 ES ET1 EX1 ET0 EX0
0000 0000b
P3 B0h - - - - - - - -
1111 1011b
IP B8h - - PT2 PS PT1 PX1 PT0 PX0
0000 0000b
SYSCON BFh WDR - - - DATAFE IAPE XRAME ALEI 0000 1010b
T2CON C8h TF2 EXF2 RCLK TCLK EXEN2 TR2 C/T2 CP/RL2
0000 0000b
RCAP2L CAh - - - - - - - -
0000 0000b
RCAP2H CBh - - - - - - - -
0000 0000b
TL2 CCh - - - - - - - -
0000 0000b
TH2 CDh
0000 0000b
PSW D0h CY AC F0 RS1 RS0 OV - P
0000 0001b
P4 D8h - - - - P4.3 P4.2 P4.1 P4.0
****1111b
ACC E0h - - - - - - - -
B F0h - - - - - - - -
0000 0000b
IAPFADHI F4h FA15 FA14 FA13 FA12 FA11 FA10 FA9 FA8
0000 0000b
IAPFADLO F5h FA7 FA6 FA5 FA4 FA3 FA2 FA1 FA0
0000 0000b
IAPFDATA F6h FD7 FD6 FD5 FD4 FD3 FD2 FD1 FD0
0000 0000b
IAPFCTRL F7h IAPSTART FZONE IAPFCT1 IAPFCT0 0000 0000b
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
7
VRS1100 Program + Data Flash Memory
The VRS1100 includes 64K of Program Flash memory
that can be used as program memory but can also be
used as non-volatile data storage memory using the In-
Application Programming feature (IAP). The VRS1100
also includes 64K of Data storage Flash memory that
can also be In-Application programmed.
ISP Boot Program Memory Zone
The upper portion of the VRS1100 Flash program
memory can be reserved to hold an ISP boot program.
This boot program can be used to perform the Flash
memory programming using the serial interface or any
other method by making use of the In-Application
Programming (IAP) feature of the VRS1100 which
allows the processor to load the program or data from
an external device or system and program it into the
Flash memory (See the VRS1100 IAP feature section)
The size of the memory block reserved for the ISP
boot program (when activated) is adjustable from 512
Bytes up to 4k Bytes in increments of 512 Bytes, using
the ISP Page Config parameter.
FIGURE3: VRS1100-ISP PROGRAM SIZE VS ISP CONFIG. VALUE
ISPCFG=1
ISPCFG=2
ISPCFG=3
ISPCFG=4
ISPCFG=5
ISPCFG=6
ISPCFG=7
ISPCFG=8
FFFFh
FE00h
FC00h
FA00h
F000h
F800h
F600h
F400h
F200h
0000h
ISP Program Size =
ISP Page Config value x 512Bytes
Programming the ISP Boot Program
The ISP boot program is programmed into the device
using a parallel programmer such as our low cost
VERSAMCU-PPR or one of the commercial parallel
programmers supporting the VRS1100. The Flash
memory reserved for the ISP program is defined in the
parallel programmer software (ISP Page Config) at the
moment the device is programmed.
FIGURE 4: VERSAMCU-PPR PROGRAM INTERFACE WINDOW
When programming the ISP boot program into the
VRS1100, the “lock bit” option must be activated in
order to protect the ISP flash memory zone from being
inadvertently erased when the Flash Erase operations
are performed under the control of the ISP boot
program but also to prevent the VRS1100 flash
memory to be read back using a parallel programmer.
If an Erase operation is performed using a parallel
programmer, the entire flash memory, including the
ISP Boot program memory zone will be erased.
ISP Boot Program Start Conditions
Setting the ISP page configuration to a value other
than 0 will make the Processor jump to the base
address of the ISP boot code when a hardware reset is
performed, provided that the value FFh is present at
program address 0000h.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
8
An alternate way to force the VRS1100 to jump to the
ISP Boot program is to keep pin P2.6 & P2.7 or pin
P4.3 alone to a Low logic level during an Hardware
Reset. As shown in the picture below:
FIGURE 5: VRS1100 ALTERNATE ISP BOOT PROGRAM ACCESS
10ms 10ms
P2.7
P2.6
RES
OR...
P4.3
RES
10ms 10ms
It is also possible to access the ISP boot program by
using the LJMP instruction.
When the ISP page configuration is set to 0 at the
moment the device is programmed using a parallel
programmer, the ISP boot feature will be disabled.
VRS1100 ISPV2 Firmware boot program
For your convenience, Goal Semiconductor Inc. has
developed an ISP boot program for the VRS1000 that
also works for the VRS1100. This boot program is
called the ISPV2 Firmware and resides in the upper
3.5K of the VRS1100 Program Flash memory, from
F200h to FFFFh. The ISPV2 Firmware allows
programming of the VRS1100 on the final application
PCB using the device’s UART interface.
Goal Semiconductor Inc. offers the possibility to order
VRS1100 devices with the ISPV2 firmware already
programmed into their Flash memory. The ordering
information section shows the corresponding part
numbers.
The hardware interface to program the VRS1100 Flash
Program memory using the ISPV2 Firmware is very
simple. An example of interface is shown below. Other
configurations are also possible.
FIGURE 6: VRS1100 INTERFACE FOR IN-SYSTEM PROGRAMMING
RS232 Transceiver
VRS1100
RXD
TXD
RES
Creset
RS232 interf.
To PC
51k
150k
PNP
Rreset
(with ISPV2
Firmware)
A Windows™’s based programming software called
the “GoalTender VRS1000-ISPV2 In-System Serial
Programmer” which provides an easy to use interface
to communicate with the ISPV2 firmware is available
free on our web site.
You can also program the ISPV2 Firmware into the
VRS1100 Program flash memory using a parallel
programmer. The ISPV2 Firmware source code is
included with the GoalTender VRS1000-ISPV2
software. For more information regarding features and
uses of the ISPV2 Firmware, please consult the
“VRS1000 ISPV2 Firmware User Guide.pdf” available
on Goal Semiconductor Inc.’s Web site.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
9
Note:
The current ISPV2 Firmware and GoalTender software
does not allow VRS1100 Data Flash memory
programming. Future versions of both the ISP
Firmware and GoalTender software will provide
support for VRS1100 Data Flash memory
programming.
VRS1100 IAP feature
The VRS1100 IAP feature refers to the ability for the
processor to self-program its Program and Data Flash
memory from within the user program.
Five SFR registers serve to control the IAP operation.
The description of these registers is given below.
System Control Register
The System Control register controls the activation of
the Data Flash, the Expanded RAM and serves to
monitor the Watch Dog Timer Status.
TABLE 6: SYSTEM CONTROL REGISTER (SYSCON) – SFR BFH
7 6 5 4 3 2 1 0
WDR Unused DFLASHE IAPE XRAME ALEI
Bit Mnemonic Description
7 WDR This is the Watch Dog Timer reset bit. It will
be set to 1 when the reset signal generated
by WDT overflows.
6 Unused -
5 Unused -
4 Unused -
3 DFLASHE Data Flash memory Enable
0: Data Flash is Disabled
1: Data Flash is Enabled
2 IAPE IAP function enable bit
0: IAP is Disabled
1: ISP is Enabled
1 XRAME 768 byte on-chip enable bit
0 ALEI ALE output inhibit bit, which is used to
reduce EMI.
0: ALE active
1: ALE activity is inhibited
The WDR bit of the SYSCON register indicates if the
system has been reset due to the overflow of the
Watch Dog Timer. For this reason users should check
the WDR bit whenever an unpredicted reset occurs.
Setting to 1 the DFLASHE bit of the SYSCON register
is used to activate the 64K of on chip Data Flash
memory which is disabled by default.
The IAPE bit is used to Activate the IAP function.
When set to 1, the XRAME bit allows the user to
enable the on-chip expanded 768 Bytes of RAM. Bit 0
of this register is the ALE output inhibit bit. Setting this
bit to 1 will inhibit the Fosc/6Hz clock signal output to
the ALE pin.
IAP Flash Address and Data Registers
The IAPFADHI and IAPADLO registers are used to
specify the address at which the IAP function will be
performed.
TABLE 7:IAP FLASH ADDRESS HIGH (IAPFADHI) - SFR F4H
7 6 5 4 3 2 1 0
IAPFADHI[15:8]
TABLE 8:IAP FLASH ADDRESS LOW (IAPFADLO) - SFR F5H
7 6 5 4 3 2 1 0
IAPFADLO[15:8]
The IAPFDATA SFR register contains the Data byte
required to perform the IAP function.
TABLE 9:IAP FLASH DATA REGISTER (IAPFDATA) - SFR F6H
7 6 5 4 3 2 1 0
IAPFDATA[7:0]
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
10
IAP Flash Control Register
The VRS1100 IAP functions operation is controlled by
the IAP Flash Control register, IAPFCTRL.
TABLE 10:IAP FLASH CONTROL REGISTER (IAPFCTRL) - SFR F7H
7 6 5 4 3 2 1 0
IAPFCTRL[15:8]
Bit Mnemonic Description
7 IAPSTART IAP Selected operation Start sequence
6 Unused -
5 FZONE
Flash Zone Select for IAP Flash operations:
0: Flash Program Zone
1: Flash Data Zone
4 Unused -
3 Unused -
2 Unused -
1
0 IAPFCT[1:0] Flash Memory IAP Function (see below)
The VRS1100 IAP operations can be performed on
either the 64K Flash Program memory zone or the 64K
Data Flash memory Zone. The FZONE bit selects the
area on which the IAP operations will be performed. In
fact, the FZONE bit acts as the seventeenth bit of the
128K flash address.
FZONE = 0: IAP functions target Program Flash
FZONE = 1: IAP functions target Data Flash
Setting the IAPSTART bit to 1 starts the execution of
the IAP command specified by the IAPFCT[1:0] bit of
the IAP Flash Control register.
If the IAPSTART bit equals 0, no IAP operations will be
performed.
The IAP sub-system handles four different functions.
The IAP function to perform is defined by the IAPFCT
bits value as shown below:
TABLE 11:IAP FUNCTIONS
IAPFCT[1:0] Bits value IAP Function
00 Flash Byte Program
01 Flash Erase Protect
10 Flash Page Erase
11 Flash Erase
The Flash Erase function when activated will erase the
entire VRS1100 Flash memory except the ISP boot
program if the ISP config bit (lock) bit have been
activated. Care should be taken when performing
Flash Erase under final application program control.
It is important to note that for security reasons the
IAPSTART bit of the IAPFCTRL register is configured
as read only by default.
In order to access the IAPSTART bit and to write a 1
into it the following operation sequence must be
performed first:
MOV IAPFDATA,#55h
MOV IAPFDATA,#AAh
MOV IAPFDATA,#55h
Then the IAPSTART bit can be set to 1.
Once the start bit is set to 1, the IAP sub-system will
read the content of the IAP Flash Address and Data
register and hold the VRS1100 program counter to its
current value until the IAP operation is completed.
When the IAP operation is complete, the IAPSTART bit
is cleared and the program continues its execution.
IAP Byte Program in the VRS1100 Program Flash
The IAP byte program function is used to program a
byte into the specified Program memory location under
the control of the IAP feature. The following program
example shows how to do it:
IAP_PROG: MOV IAPFDATA,#55H ;Sequence to Enable Writing
MOV IAPFDATA,#0AAH ; the IAPSTART bit
MOV IAPFDATA,#55H
MOV SYSCON,#04H ;ENABLE IAP FUNCTION
MOV IAPFADHI, FADRSH ;Set MSB of address to program
MOV IAPFADLO,FADRSL ;Set LSB of address to program
MOV IAPFDATA,FDATA ;Set Data to Program
MOV IAPFCTRL,#80H ;Set the IAP Start bit + Byte Program
;**The program Counter will stop until the IAP function is completed
IAP Byte Program in the VRS1100 Data Flash
The IAP byte program function can also be used to
program a byte into the specified Data Flash memory
location under the control of the IAP feature. The
following program example shows how to do it:
IAP_PROG: MOV IAPFDATA,#55H ;Sequence to Enable Writing
MOV IAPFDATA,#0AAH ; the IAPSTART bit
MOV IAPFDATA,#55H
MOV SYSCON,#0CH ;ENABLE IAP FUNCTION + Enable
;Data Flash
MOV IAPFADHI, FADRSH ;Set MSB of address to program
MOV IAPFADLO,FADRSL ;Set LSB of address to program
MOV IAPFDATA,FDATA ;Set Data to Program
MOV IAPFCTRL,#A0H ;Set the IAP Start bit + FZONE bit
;**The program Counter will stop until the IAP function is completed
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
11
IAP Page Erase Function
By using the IAP feature, it is possible to perform Page
erase of the VRS1100 Program or Data Flash memory
with the exception of the memory area occupied by the
ISP boot program. Each page is 512 Bytes in size.
To perform a given flash page erase, the page address
is specified by the XY (hex) value written into the
IAPFADHI register (The value 00h must be written into
the IAPFADLO registers)
If the “Y” portion of the IAPFADHI register represents
an even number, the page that will be erased
corresponds to the range XY00h to X(Y+1)FFh
If the “Y” portion of the IAPFADHI register represents
an odd number, the page that will be erased
corresponds to the range X(Y-1)00h to XYFFh
The following program example shows how to erase
the page corresponding to the address B000h-CFFFh
in Program Memory zone:
;** Erase Flash Program page located at address B000h to CFFFh.
PageErase: MOV IAPFDATA,#55H ;Sequence to Enable Writing
MOV IAPFDATA,#0AAH ; the IAPSTART bit
MOV IAPFDATA,#55H
MOV SYSCON,#04H ;Enable IAP
MOV IAPFADHI, #0B0h ;Set MSB of Page address to erase
MOV IAPFADLO,#00h ;Set LSB of address = 00
MOV IAPFCTRL,#82H ;Set the IAP Start Bit
The following example shows how to erase the same
page in the Data Flash memory zone:
;** Erase Flash Data page located at address B000h to CFFFh.
PageErase: MOV IAPFDATA,#55H ;Sequence to Enable Writing
MOV IAPFDATA,#0AAH ; the IAPSTART bit
MOV IAPFDATA,#55H
MOV SYSCON,#0CH ;Enable IAP + Data Flash
MOV IAPFADHI, #0B0h ;Set MSB of Page address to erase
MOV IAPFADLO,#00h ;Set LSB of address = 00
MOV IAPFCTRL,#A2H ;Set The IAP Start bit + FZONE bit
IAP Chip Erase Function
The IAP chip erase function will erase the entire flash
memory content with the exception of the ISP boot
program area. Running this function will also
automatically unprotect the flash memory.
IAP Chip Protect Function
The chip protect function when executed makes the
chip Flash memory content read as 00h when an
attempt is made to read it.
ISP/AIP operation Durations
The following table shows the time required to perform
the ISP/IAP operations for an oscillator clock of
40MHz.
Operation Max Duration
(Fosc = 40MHz)
Byte Program 30us
Page Erase 10ms
Chip Erase 3sec
Chip Protect 400us
All ISP/IAP operations require the supply voltage to be
5V to execute properly.
Program Status Word Register
The register below contains the program state flags.
These flags may be read or written to by the user.
TABLE 12: PROGRAM STATUS WORD REGISTER (PSW) - SFR DOH
7 6 5 4 3 2 1 0
CY AC F0 RS1 RS0 OV - P
Bit Mnemonic Description
7 CY Carry Bit
6 AC Auxiliary Carry Bit from bit 3 to 4.
5 F0 User definer flag
4 RS1 R0-R7 Registers bank select bit 0
3 RS0 R0-R7 Registers bank select bit 1
2 OV Overflow flag
1 - -
0 P Parity flag
RS1 RS0 Active Bank Address
0 0 0 00h-07h
0 1 1 08h-0Fh
1 0 2 10h-17h
1 1 3 18-1Fh
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
12
Data Pointer
The VRS1100 has one 16-bit data pointer. The DPTR
is accessed through two SFR addresses: DPL located
at address 82h and DPH located at address 83h.
Stack Pointer
The Stack Pointer is a register located at address 81h
of the SFR register area whose value corresponds to
the address of the last item that was put on the
processor stack. Each time new data is put on the
Stack Pointer, the value of the Stack Pointer is
incremented.
By default, the Stack Pointer value is 07h, but it is
possible to out the processor stack pointer anywhere in
the 00h to FFh range of RAM memory.
Each time a function call is performed or an interrupt is
serviced, the 16-bit return address (two bytes) is stored
on the stack. It is also possible to put data manually
on the Stack by using the PUSH and POP functions.
Data Memory
The VRS1100 has 1K of on-chip RAM: 256 Bytes are
configured like the internal memory structure of a
standard 8052, while the remaining 768 Bytes can be
accessed using external memory addressing (MOVX).
As mentioned earlier, it also includes a large block of
64K of Data Flash that is mapped on the processor’s
external memory bus for Read access.
FIGURE 7: VRS1100 DATA MEMORY STRUCTURE
Upper 128 bytes
(Can only be accessed in
indirect addressing mode)
Lower 128 bytes
(Can be accessed in indirect and
direct addressing mode)
SFR
(Can only be accessed in direct
addressing mode)
Expanded 768 bytes
(Can by accessed
by direct external
addressing mode,
using the MOVX
instruction)
(XRAME=1)
FFh
80h
02FFh
0000h
FFh
80h
7Fh
00h
FFFFh
0000h
IF DFLASHE = 1
Data Flash
Mapped as
External Memory
Use MOVX to Read
IF XRAME = 1
and
DFLASHE = 1
Data Flash
Mapped as
External Memory
Use MOVX to Read
02FFh
By default after reset, the expanded RAM area and the
Data Flash areas are disabled. They can be enabled
by setting the XRAME and the DFLASHE bit
respectively of the SYSCON register which is located
at address BFh in the SFR.
The DFLASHE and XRAME bits of the SYSCON
register defines which area the MOVX instruction will
target:
DFLASHE XRAME MOVX
<= 2FFh
MOVX
> 2FFh
0 0 Ext. Memory Ext. Memory
0 1 Int. RAM Ext. Memory
1 0 Int. Data Flash Int. Data Flash
1 1 Int. RAM Int. Data Flash
Lower 128 bytes (00h to 7Fh, Bank 0 & Bank 1)
The lower 128 bytes of data memory (from 00h to 7Fh)
can be summarized in the following points:
o Address range 00h to 7Fh can be accessed in
direct and indirect addressing modes.
o Address range 00h to 1Fh includes R0-R7
registers area.
o Address range 20h to 2Fh is bit addressable.
o Address range 30h to 7Fh is not bit
addressable and can be used as general-
purpose storage.
Upper 128 bytes (80h to FFh, Bank 2 & Bank 3)
The upper 128 bytes of the data memory ranging from
80h to FFh can be accessed using indirect addressing
or by using the bank mapping in direct addressing
mode.
Expanded RAM Access Using the MOVX @DPTR
Instruction (0000-02FF, Bank4-Bank15)
The 768 Bytes of the expanded RAM data memory
occupy addresses 0000h to 02FFh. It can be accessed
using external direct addressing (i.e. using the MOVX
instruction) or by using bank mapping direct
addressing. Note that in the case of indirect addressing
using the MOVX @DPTR instruction, if the address is
larger than 02FFh and the Data Flash is disabled
(DFLASHE=0), the VRS1100 will generate the external
memory control signal automatically.
The MPAGE register (extra Read Data Pointer)
The VRS1100 includes a second data pointer called
MPAGE, which is dedicated for Data Flash and
external RAM read access using the MOVX @Ri
(I=0,1) instruction. The MPAGE register serves to
define the high byte of the Address and the content of
the Ri register defines the content of the Low Byte of
the Address. The operation of the MPAGE register is
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
13
similar to the MOVX @DPTR that is available for the
“external” RAM access, but it is limited to read
function. The default setting of the MPAGE register is
00h
TABLE 13: MPAGE REGISTER (MPAGE) - SFR 85H
7 6 5 4 3 2 1 0
MPAGE[7:0]
Data Bank Control Register
The DBANK register allows the user to enable the
Data Bank Select function and map the entire content
of the RAM memory in the range of 40h to 7Fh for
applications that would require direct addressing of the
expanded RAM content.
The Data Bank Select function is activated by setting
to 1 the Data Bank Select enable bit (BSE) of the
DBANK register. Setting this bit to zero disables this
function. The four least significant bits of this register
controls the mapping of the entire 1K Byte on-chip
RAM space into the 040h-07Fh range.
TABLE 14: DATA BANK CONTROL REGISTER (DBANK) – SFR 86H
7 6 5 4 3 2 1 0
BSE Unused BS3 BS2 BS1 BS0
Bit Mnemonic Description
7 BSE Data Bank Select Enable Bit
BSE=1, Data Bank Select enabled
BSE=0, Data Bank Select disabled
6 Unused -
5 Unused -
4 Unused -
3 BS3
2 BS2
1 BS1
0 BS0
Allows the mapping of the 1K RAM into the
040h - 07Fh RAM space
The windowed access to all the 1K on-chip RAM in the
range of 40h-7Fh is described in the following table.
TABLE 15: BANK MAPPING DIRECT ADDRESSING MODE
BS3 BS2 BS1 BSO
040h~07fh
mapping
address
Note
0 0 0 0 000h-03Fh Lower 128 byte
RAM
0 0 0 1 040h-07Fh Lower 128 byte
RAM
0 0 1 0 080h-0BFh Upper 128 byte
RAM
0 0 1 1 0C0h-0FFh Upper 128 byte
RAM
0 1 0 0 0000h-003Fh
On-chip expanded
768 byte RAM
0 1 0 1 0040h-007Fh
On-chip expanded
768 byte RAM
0 1 1 0 0080h-00BFh
On-chip expanded
768 byte RAM
0 1 1 1 00C0h-00FFh
On-chip expanded
768 byte RAM
1 0 0 0 0100h-013Fh
On-chip expanded
768 byte RAM
1 0 0 1 0140h-017Fh
On-chip expanded
768 byte RAM
1 0 1 0 0180h-01BFh
On-chip expanded
768 byte RAM
1 0 1 1 01C0h-01FFh
On-chip expanded
768 byte RAM
1 1 0 0 0200h-023Fh
On-chip expanded
768 byte RAM
1 1 0 1 0240h-027Fh
On-chip expanded
768 byte RAM
1 1 1 0 0280h-02BFh
On-chip expanded
768 byte RAM
1 1 1 1 02C0h-02FFh
On-chip expanded
768 byte RAM
Example: User writes #55h to address 203h:
MOV DBANK, #8CH ;Set bank mapping 40h-07Fh to
0200h-023Fh
MOV A, #55H ;Store #55H to A
MOV 43H, A ;Write #55H to 0203h ;address
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
14
Power Control Register
The VRS1100 provides two power saving modes: Idle
and Power Down, which are controlled by the PDOWN
and IDLE bits of the PCON register at address 87h.
TABLE 16: POWER CONTROL REGISTER (PCON) - SFR 87H
7 6 5 4 3 2 1 0
Unused RAMS1 RAMS0
Bit Mnemonic Description
7 SMOD 1: Double the baud rate of the serial port
frequency that was generated by Timer 1.
0: Normal serial port baud rate generated by
Timer 1.
6
5
4
3 GF1 General Purpose Flag
2 GF0 General Purpose Flag
1 PDOWN Power down mode control bit
0 IDLE Idle mode control bit
In Idle mode, the processor’s clock is stopped but the
peripherals remains active. The content of the RAM,
I/O state and SFR registers are maintained. Timer
operation is maintained, as well as the external
interrupts and UARTs. The Idle mode is useful for
applications in which stopping the processor to save
power is required. The processor will be woken up
when an external event, triggering an interrupt, occurs.
However, because only the processor clock is stopped
in Idle Mode, the power saving is likely to be in the
order of 65% compared to normal operating mode
In Power Down mode, the oscillator of the VRS1100 is
stopped. This means that the clock to all peripherals is
stopped. The content of the RAM and the SFR
registers, however, is maintained. The only way to exit
of the Power Down mode is by a hardware Reset.
The Watch Dog Timer is stopped in Power Down.
When the VRS1100 is in Power Down, its current
consumption drops to about 50uA.
The SMOD bit of the PCON register controls the
oscillator divisor applied to the Timer 1 when used as a
baud rate generator for the UART. Setting this bit to 1
has an effect of doubling the UART’s baud rate
generator’s frequency.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
15
Input/Output Ports
The VRS1100 has 36 bi-directional lines grouped in
four 8-bit I/O ports and one 4-bit I/O port. These I/Os
can be individually configured as input or output.
Except for the P0 I/Os, which are of the open drain
type, each I/O is made of a transistor connected to
ground and a dynamic pull-up resistor made of a
combination of transistors.
Writing a 0 in a given I/O port bit register will activate
the transistor connected to ground, this will bring the
I/O to a LOW level.
Writing a 1 into a given I/O port bit register de-activates
the transistor between the pin and ground. In this case
an internal weak pull-up resistor will bring the pin to a
HIGH level (except for Port 0 which is open-drain).
To use a given I/O as an input, one must write a 1 into
its associated port register bit. By default, upon reset
all the I/Os are configured as input. The VRS1100 I/O
ports are not designed to source current.
Structure of the P1, P2, P3 and P4 Ports
The following figure gives a general idea of the
structure of one of the lines of the P1, P2 and P3 ports.
For these ports, the output stage is composed of a
transistor (X1) and transistors configured as pull-ups. It
is important to note that the figure below does not
show the intermediary logic that connects the output of
the register and the output stage together because this
logic varies with the auxiliary function of each port.
FIGURE 8: GENERAL STRUCTURE OF THE OUTPUT STAGE OF P1, P2, P3 AND P4
D Flip-Flop
Q
Q
IC Pin
Read Register
Internal Bus
Write to
Register
Read Pin
Vcc
Pull-up
Network
X1
Each line may be used independently as a logical
input or output. When used as an input, as mentioned
earlier, the corresponding bit register must be high.
This would correspond to #Q=0 in Figure 2.
The transistor would be off (open-circuited) and current
would flow from the VCC to the pin, generating a
logical high at the output. Also, note that if an external
device with a logical low value is connected to the pin,
the current will flow out of the pin.
The presence of the pull-up resistance even when the
I/O’s are configured as input means that a small
current is likely to flow from the VRS1100 I/O’s pull-up
resistors to the driving circuit when the inputs are
driven Low. For this reason, the VRS1100 I/O ports
P1, P2, P3 and P4 are called “quasi bi-directional”.
Structure of Port 0
The internal structure of P0 is shown in the next figure.
The auxiliary function of this port requires a particular
logic. As opposed to the other ports, P0 is truly bi-
directional. In other words, when used as an input, it is
considered to be in a floating logical state (high
impedance state). This arises from the absence of the
internal pull-up resistance. The pull-up resistance is
actually replaced by a transistor that is only used when
the port functions to access external memory/data bus
(EA=0).
When used as an I/O port, P0 acts as an open drain
port and the use of an external pull-up resistor is likely
to be required for most applications.
FIGURE 9: PORT P0’S PARTICULAR STRUCTURE
D Flip-Flop
Q
Q
IC Pin
Read Register
Internal Bus
Write to
Register
Read Pin
X1
Control
Address A0/A7
Vcc
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
16
When P0 is used as an external memory bus input (for
a MOVX instruction, for example), the outputs of the
register are automatically forced to 1.
The P0 register located at address 80h controls the P0
individual pin direction when used as I/O. The P0
register is bit addressable.
TABLE 17: PORT 0 REGISTER (P0) - SFR 80H
7 6 5 4 3 2 1 0
P0.7 P0.6 P0.5 P0.4 P0.3 P0.2 P0.1 P0.0
Bit Mnemonic Description
7 P0.7
6 P0.6
5 P0.5
4 P0.4
3 P0.3
2 P0.2
1 P0.1
0 P0.0
For each bit of the P0 register correspond
to an I/O line:
0: Output transistor pull the line to 0V
1: The output transistor is blocked so the
pull-up brings the I/O to 5V.
Port 2
The Port P2 is very similar to Port 1 and Port 3 with the
difference that the alternate function of P2 is to act as
A8-A15 lines of the address bus when the EA line of
the VRS1100 is held low at reset time or when MOVX
instruction is executed.
Like the P1, P2 and P3 registers, the P2 register is bit
addressable.
TABLE 18: PORT 2 REGISTER (P2) - SFR A0H
7 6 5 4 3 2 1 0
P2.7 P2.6 P2.5 P2.4 P2.3 P2.2 P2.1 P2.0
Bit Mnemonic Description
7 P2.7
6 P2.6
5 P2.5
4 P2.4
3 P2.3
2 P2.2
1 P2.1
0 P2.0
For each bit of the P2 register correspond
to an I/O line:
0: Output transistor pull the line to 0V
1: The output transistor is blocked so the
pull-up brings the I/O to 5V.
Port P0 and P2 as Address and Data Bus
The output stage may receive data from two sources
o The outputs of register P0 or the bus address
itself multiplexed with the data bus for P0.
o The outputs of the P2 register or the high part
(A8/A15) of the bus address for the P2 port.
FIGURE 10: P2 PORT STRUCTURE
D Flip-Flop
Q
Q
IC Pin
Read Register
Internal Bus
Write to
Register
Read Pin
Vcc
Pull-up
Network
X1
Control
Address
When the ports are used as an address or data bus,
the special function registers P0 and P2 are
disconnected from the output stage. The 8 bits of the
P0 register are forced to 1 and the content of the P2
register remains constant.
Port 1
The P1 register controls the direction of the Port 1 I/O
pins. A 1 to the corresponding bit makes the port act
as an output presenting a logic 1 to the corresponding
I/O pin or renders it possible to use the I/O pin as an
input. Writing a 0 activates the output “pull-down”
transistor which will force the corresponding I/O line
going to a logic Low.
TABLE 19: PORT 1 REGISTER (P2) - SFR 90H
7 6 5 4 3 2 1 0
P1.7 P1.6 P1.5 P1.4 P1.3 P1.2 P1.1 P1.0
Bit Mnemonic Description
7 P1.7
6 P1.6
5 P1.5
4 P1.4
3 P1.3
2 P1.2
1 P1.1
0 P1.0
For each bit of the P1 register correspond
to an I/O line:
0: Output transistor pull the line to 0V
1: The output transistor is blocked so the
pull-up bring the I/O to 5V.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
17
Auxiliary Port 1 Functions
The Port 1 I/O pins are shared with the PWM outputs,
Timer 2 EXT and T2 inputs as shown below:
Pin Mnemonic Function
P1.0 T2 Timer 2 counter input
P1.1 T2EX Timer2 Auxiliary input
P1.2
P1.3 PWM0 PWM0 output
P1.4 PWM1 PWM1 output
P1.5 PWM2 PWM2 output
P1.6 PWM3 PWM3 output
P1.7 PWM4 PWM4 output
Port 3
The Port 3 structure is similar to the structure of the
Port 1. The P3 register controls the P3 pins operation.
TABLE 20: PORT 3 REGISTER (P3) - SFR B0H
7 6 5 4 3 2 1 0
P3.7 P3.6 P3.5 P3.4 P3.3 P3.2 P3.1 P3.0
Bit Mnemonic Description
7 P3.7
6 P3.6
5 P3.5
4 P3.4
3 P3.3
2 P3.2
1 P3.1
0 P3.0
For each bit of the P3 register correspond
to an I/O line:
0: Output transistor pull the line to 0V
1: The output transistor is blocked so the
pull-up brings the I/O to 5V.
To configure P3 pins as input or use
alternate P3 function the corresponding bit
must be set to 1.
Auxiliary P3 Port Functions
The Port 3 I/O pins are shared with the UART
interface, INT0 and INT1 interrupts, Timer 0 and Timer
1 inputs and finally the #WR and #RD lines when
external memory access is performed.
To maintain the correct functionality of the line in
auxiliary function mode, it is necessary that the Q
output of register is held stable at 1. Conversely, if the
pull-down transistor continues conducting, it will set the
IC pin at a voltage of approximately 0.
FIGURE 11: P3 PORT STRUCTURE
D Flip-Flop
Q
Q
IC Pin
Read Register
Internal Bus
Write to
Register
Read Pin
X1
Vcc
Auxiliary
Function: Input
Auxiliary
Function: Output
The following table describes the auxiliary function of
the Port 3 I/O pins.
TABLE 21: P3 AUXILIARY FUNCTION TABLE
Pin Mnemonic Function
P3.0 RXD Serial Port:
Receive data in asynchronous mode.
Input and output data in synchronous
mode.
P3.1 TXD Serial Port:
Transmit data in asynchronous mode.
Output clock value in synchronous mode.
P3.2 INT0 External Interrupt 0
Timer 0 Control Input
P3.3 INT1 External Interrupt 1
Timer 1 Control Input
P3.4 T0 Timer 0 Counter Input
P3.5 T1 Timer 1 Counter Input
P3.6 WR Write signal for external memory
P3.7 RD Read signal for external memory
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
18
Port 4
Port 4 has four pins and its port address is located at
0D8H.
TABLE 22: PORT 4 (P4) - SFR D8H
7 6 5 4 3 2 1 0
Unused P4.3 P4.2 P4.1 P4.0
Bit Mnemonic Description
7 Unused -
6 Unused -
5 Unused -
4 Unused -
3 P4.3
2 P4.2
1 P4.1
0 P4.0
Used to output the setting to pins P4.3,
P4.2, P4.1, P4.0 respectively.
Software Particularities Concerning the Ports
Some instructions allow the user to read the logic state
of the output pin, while others allow the user to read
the content of the associated port register. These
instructions are called read-modify-write instructions. A
list of these instructions may be found in the table
below.
Upon execution of these instructions, the content of the
port register (at least 1 bit) is modified. The other read
instructions take the present state of the input into
account. For example, the instruction ANL P3,#01h
obtains the value in the P3 register; performs the
desired logic operation with the constant 01h; and
recopies the result into the P3 register. When users
want to take the present state of the inputs into
account, they must first read these states and perform
an AND operation between the reading and the
constant.
MOV A, P3; State of the inputs in the accumulator
ANL A, #01; AND operation between P3 and 01h
When the port is used as an output, the register
contains information on the state of the output pins.
Measuring the state of an output directly on the pin is
inaccurate because the electrical level depends mostly
on the type of charge that is applied to it. The functions
shown below take the value of the register rather than
that of the pin.
TABLE 23: LIST OF INSTRUCTIONS THAT READ AND MODIFY THE PORT USING REGISTER
VALUES
Instruction Function
ANL Logical AND ex: ANL P0, A
ORL Logical OR ex: ORL P2, #01110000B
XRL Exclusive OR ex: XRL P1, A
JBC Jump if the bit of the port is set to 0
CPL Complement one bit of the port
INC Increment the port register by 1
DEC Decrement the port register by 1
DJNZ Decrement by 1 and jump if the result is not
equal to 0
MOV P.,C Copy the held bit C to the port
CLR P.x Set the port bit to 0
SETB P.x Set the port bit to 1
Port Operation Timing
Writing to a Port (Output)
When an operation induces a modification of the
content in a port register, the new value is placed at
the output of the D flip-flop during the last machine
cycle that the instruction needed to execute.
Reading a Port (Input)
In order to get sampled, the signal duration present on
the I/O inputs must have a duration longer than
Fosc/12.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
19
I/O Ports Driving Capability
The maximum allowable continuous current that the
device can sink on I/O port is defined by the following
Maximum sink current on one given I/O 10mA
Maximum total sink current for P0 26mA
Maximum total sink current for P1, 2, 3 15mA
Maximum total sink current on all I/O 71mA
It is not recommended to exceed the sink current
expressed in the above table. Doing so is likely to
make the low-level output voltage exceed the device’s
specification and it is likely to affect the device’s
reliability.
The VRS1100 I/O ports are not designed to source
current.
VRS1100 Timers
The VRS1100 includes three 16-bit timers: Timer 0,
Timer 1 and Timer 2.
The Timers can operate in two specific modes:
o Event counting mode
o Timer mode
When operating in event counting mode, the counter is
incremented each time an external event, such as a
transition in the logical state of the Timer input (T0, T1,
T2 input), is detected. When operating in Timer mode,
the counter is incremented by the microcontroller’s
system clock (Fosc/12) or by a divided version of it.
Timer 0 and Timer 1
Timers 0 and 1 have four Modes of operation. These
Modes allow the user to change the size of the
counting register or to authorize an automatic reload
when provided with a specific value. Timer 1 can also
be used as a baud rate generator to generate
communication frequencies for the serial interface.
Timer 1 and Timer 0 are configured by the TMOD and
TCON registers.
TABLE 24: TIMER MODE CONTROL REGISTER (TMOD) – SFR 89H
7 6 5 4 3 2 1 0
GATE1 C/T1 T1M1 T1M0 GATE0 C/T0 T0M1 T0M0
Bit Mnemonic Description
7 GATE1 1: Enables external gate control (pin INT1 for
Counter 1). When INT1 is high, and TRx bit is
set (see TCON register), a counter is
incremented every falling edge on the T1IN
input pin.
6 C/T1 Selects timer or counter operation (Timer 1).
1 = A counter operation is performed
0 = The corresponding register will function
as a timer.
5 T1M1
4 T1M0
Selects the operating mode of
Timer/Counter 1
3 GATE0 If set, enables external gate control (pin INT0
for Counter 0). When INT0 is high, and TRx
bit is set (see TCON register), a counter is
incremented every falling edge on the T0IN
input pin.
2 C/T0 Selects timer or counter operation (Timer 0).
1 = A counter operation is performed
0 = The corresponding register will function
as a timer.
1 T0M1
0 T0M0
Selects the operating mode of
Timer/Counter 0.
The table below summarizes the four modes of
operation of Timers 0 and 1. The timer operating mode
is selected by the bits T1M1/T1M0 and T0M1/T0M0 of
the TMOD register.
TABLE 25: TIMER/COUNTER MODE DESCRIPTION SUMMARY
M1 M0 Mode Function
0 0 Mode 0 13-bit Counter
0 1 Mode 1 16-bit Counter
1 0 Mode 2 8-bit auto-reload Counter/Timer. The reload
value is kept in TH0 or TH1, while TL0 or TL1
is incremented every machine cycle. When TLx
overflows, the value of THx is copied to TLx.
1 1 Mode 3 If Timer 1 M1 and M0 bits are set to 1, Timer 1
stops.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
20
Timer 0, Timer 1 Counter / Timer Functions
Timing Function
When Timer 1 or Timer 0 is configured to operate as a
Timer, its value is automatically incremented at every
machine cycle. Once the Timer value rolls over, a
flag is raised and the counter acquires a value of zero.
The overflow flags (TF0 and TF1) are located in the
TCON register.
The TR0 and TR1 bit of the TCON register gates the
corresponding timer operation. In order for the Timer
to run, the corresponding TRx bit must be set to 1.
The IT0 and IT1 bits of the TCON register controls the
event that will trigger the External Interrupt as follow:
IT0 = 0: The INT0, if enabled, occurs if a Low Level is
present on P3.2
IT0 = 1: The INT0, if enabled, occurs if a High to Low
transition is detected on P3.2
IT1 = 0: The INT1, if enabled, occurs if a Low Level is
present on P3.3
IT1 = 1: The INT1, if enabled, occurs if a High to Low
transition is detected on P3.3
The IE0 and IE1 bit of the TCON register are External
flags that indicate that a transition has been detected
on the INT0 and INT1 interrupt pins respectively.
If the external interrupt is configured as edge sensitive,
the corresponding IE0 and IE1 flag is automatically
cleared when the corresponding interrupt is serviced.
On the other hand, if the external interrupt is
configured as level sensitive, then the corresponding
flag must be cleared by the software.
TABLE 26: TIMER 0 AND 1 CONTROL REGISTER (TCON) –SFR 88H
7 6 5 4 3 2 1 0
TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0
Bit Mnemonic Description
7 TF1 Timer 1 Overflow Flag. Set by hardware on
Timer/Counter overflow. Cleared by
hardware on Timer/Counter overflow.
Cleared by hardware when processor
vectors to interrupt routine.
6 TR1 Timer 1 Run Control Bit. Set/cleared by
software to turn Timer/Counter on or off.
5 TF0 Timer 0 Overflow Flag. Set by hardware on
Timer/Counter overflow. Cleared by
hardware when processor vectors to
interrupt routine.
4 TR0 Timer 0 Run Control Bit. Set/cleared by
software to turn Timer/Counter on or off.
3 IE1 Interrupt Edge Flag. Set by hardware when
external interrupt edge is detected. Cleared
when interrupt processed.
2 IT1 Interrupt 1 Type Control Bit. Set/cleared by
software to specify falling edge/low level
triggered external interrupts.
1 IE0 Interrupt 0 Edge Flag. Set by hardware
when external interrupt edge is detected.
Cleared when interrupt processed.
0 IT0 Interrupt 0 Type control bit. Set/cleared by
software to specify falling edge/low level
triggered external interrupts.
Counting Function
When operating as a counter, the Timer’s register is
incremented at every falling edge of the T0 and T1
signals located at the input of the timer.
When the sampling circuit sees a high immediately
followed by a low in the next machine cycle, the
counter is incremented. Two machine cycles are
required to detect and record an event. In order to be
properly sampled, the duration of the event present to
the Timer input should be greater than 1/24 of the
oscillator frequency.
Timer 0 / Timer 1 Operating Modes
The user may change the operating mode by setting
the M1 and M0 bits of the TMOD SFR.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
21
Mode 0
A schematic representation of this mode of operation is
presented in the figure below. In Mode 0, the Timer
operates as 13-bit counter the 5 LSB of the counter is
made out of the TLx register and the 8 upper bits are
made of THx register. When an overflow causes the
value of the register to roll over to 0, the TFx interrupt
signal goes to 1. The count value is validated as soon
as TRx goes to 1 and the GATE bit is 0, or when INTx
is 1.
FIGURE 12: TIMER/COUNTER 1 MODE 0: 13-BIT COUNTER
Fosc ÷12
T1/T0 pin
C/T1 / C/T0 =0
C/T1 / CT0 =1
TR1/TR0
GATE1 /
GATE0
INT1 /
INT0 pin
0
1
074
Mode 0
Mode 1
07
TL1 / TL0
TF1 /
TF0 INT
TH1 / TH0
CLK
Control
Mode 1
Mode 1 is almost identical to Mode 0. The difference is
that in Mode 1, the counter/timer uses the full 16-bits of
the Timer.
Mode 2
In this Mode, the register of the Timer is configured as
an 8-bit automatically re-loadable Counter/Timer. In
Mode 2, it is the lower byte TLx that is used as the
counter. In the event of a counter overflow, the TFx
flag is set to 1 and the value contained in THx, which is
preset by software, is reloaded into the TLx counter.
The value of THx remains unchanged.
FIGURE 13: TIMER/COUNTER 1 MODE 2: 8-BIT AUTOMATIC RELOAD
÷12
T1 / T0 Pin
C/T1 / C/T0 = 1
TR1 / TR0
GATE1 / GATE0
0
1
07
TH1 / TH0
Fosc
TF1 / TF0 INT
07
INT1 / INT0 pin
TL1 / TL0
Control
Reload
C/T1 / C/T0 = 1
Mode 3
In Mode 3 the Timer 1 is blocked as if its control bit,
TR1, was set to 0. In this mode, Timer 0’s registers
TL0 and TH0 are configured as two separate 8-bit
counters. Also, the TL0 counter uses Timer 0’s control
bits C/T, GATE, TR0, INT0, TF0 and the TH0 counter
is held in Timer Mode (counting machine cycles) and
gains control over TR1 and TF1 from Timer 1. At this
point, TH0 controls the Timer 1 interrupt.
FIGURE 14: TIMER/COUNTER 0 MODE 3
Fosc ÷12
T0PIN
C/T =0
C/T =1
TR0
GATE
INT0 PIN
0
1
07
TL0
TF0
CLK
Control
INTERRUPT
07
TH0
TF1
CLK
Control
INTERRUPT
TR1
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
22
Timer 2
Timer 2 of the VRS1100 is a 16-bit Timer/Counter.
Similar to Timers 0 and 1, Timer 2 can operate either
as an event counter or as a timer. The user may switch
functions by writing to the C/T2 bit located in the
T2CON special function register. Timer 2 has three
operating modes: “Auto-Load” “Capture”, and “Baud
Rate Generator”. The T2CON SFR configures the
modes of operation of Timer 2. The table below
describes each bit in the T2CON special function
register.
TABLE 27: TIMER 2 CONTROL REGISTER (T2CON) –SFR C8H
7 6 5 4 3 2 1 0
TF2 EXF2 RCLK TCLK EXEN2 TR2 C/T2 CP/RL2
Bit Mnemonic Description
7 TF2 Timer 2 Overflow Flag: Set by an overflow
of Timer 2 and must be cleared by
software. TF2 will not be set when either
RCLK =1 or TCLK =1.
6 EXF2 Timer 2 external flag change in state occurs
when either a capture or reload is caused
by a negative transition on T2EX and
EXEN2=1. When Timer 2 is enabled,
EXF=1 will cause the CPU to Vector to the
Timer 2 interrupt routine. Note that EXF2
must be cleared by software.
5 RCLK Serial Port Receive Clock Source.
1: Causes Serial Port to use Timer 2
overflow pulses for its receive clock in
Modes 1 and 3.
0: Causes Timer 1 overflow to be used for
the Serial Port receive clock.
4 TCLK Serial Port Transmit Clock.
1: Causes Serial Port to use Timer 2
overflow pulses for its transmit clock in
Modes 1 and 3.
0: Causes Timer 1 overflow to be used for
the Serial Port transmit clock.
3 EXEN2
Timer 2 External Mode Enable.
1: Allows a capture or reload to occur as a
result of a negative transition on T2EX if
Timer 2 is not being used to clock the Serial
Port.
0: Causes Timer 2 to ignore events at
T2EX.
2 TR2 Start/Stop Control for Timer 2.
1: Start Timer 2
0: Stop Timer 2
1
C/T2
Timer or Counter Select (Timer 2)
1: External event counter falling edge
triggered.
0: Internal Timer (OSC/12)
0
CP/RL2
Capture/Reload Select.
1: Capture of Timer 2 value into RCAP2H,
RCAP2L is performed if EXEN2=1 and a
negative transitions occurs on the T2EX
pin. The capture mode requires RCLK and
TCLK to be 0.
0: Auto-reload reloads will occur either with
Timer 2 overflows or negative transitions at
T2EX when EXEN2=1. When either RCK
=1 or TCLK =1, this bit is ignored and the
timer is forced to auto-reload on Timer 2
overflow.
The possible combinations of control bits that may be
used for the mode selection of Timer 2 are shown
below:
TABLE 28: TIMER 2 MODE SELECTION BITS
RCLK + TCLK CP/RL2 TR2 MODE
0 0 1 16-bit Auto-Reload Mode
0 1 1 16-bit Capture Mode
1 X 1
Baud Rate Generator
Mode
X X 0 Timer 2 stops
The details of each mode are described below.
Timer 2 Capture Mode
In Capture Mode the EXEN2 bit value defines if the
external transition on the T2EX pin will be able to
trigger the capture of the timer value.
When EXEN2 = 0, Timer 2 acts as a 16-bit timer or
counter, which, upon overflowing, will set bit TF2
(Timer 2 overflow bit). This overflow can be used to
generate an interrupt.
FIGURE 15: TIMER 2 IN CAPTURE MODE
F
OSC
÷12
TIMER
COUNTER
C/T2
0
1
T2 pin
TR2
T2EX pin
07
07
07
07
Timer 2
Interrupt
EXF2
EXEN2
RCAP2L RCAP2H
TL2 TH2
TF2
When EXEN2 = 1, the above still applies. In addition, it
is possible to allow a 1 to 0 transition at the T2EX input
to cause the current value stored in the Timer 2
registers (TL2 and TH2) to be captured into the
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
23
RCAP2L and RCAP2H registers. Furthermore, the
transition at T2EX causes bit EXF2 in T2CON to be
set, and EXF2, like TF2, can generate an interrupt.
Note that both EXF2 and TF2 share the same interrupt
vector.
Timer 2 Auto-Reload Mode
In this mode, there are also two options. The user may
choose either option by writing to bit EXEN2 in
T2CON.
If EXEN2 = 0, when Timer 2 rolls over, it not only sets
TF2, but also causes the Timer 2 registers to be
reloaded with the 16-bit value in the RCAP2L and
RCAP2H registers previously initialised. In this mode,
Timer 2 can be used as a baud rate generator source
for the serial port.
If EXEN2=1, then Timer 2 still performs the above
operation, but a 1 to 0 transition at the external T2EX
input will also trigger an anticipated reload of the Timer
2 with the value stored in RCAP2L, RCAP2H and set
EXF2.
FIGURE 16: TIMER 2 IN AUTO-RELOAD MODE
F
OSC
÷12
TIMER
COUNTER
C/T2
0
1
T2 pin
TR2
T2EX pin
07
07
07
07
Timer 2
Interrupt
EXF2
EXEN2
RCAP2L RCAP2H
TL2 TH2
TF2
Timer 2 Baud Rate Generator Mode
Timer 2 can be used for UART Baud Rate. This Mode
is activated when RCLK is set to 1 and/or TCLK is set
to 1. This Mode will be described in the serial port
section.
FIGURE 17: TIMER 2 IN AUTOMATIC BAUD GENERATOR MODE
F
OSC
÷2
TIMER
COUNTER
C/T2
0
1
T2 pin
TR2
T2EX pin
07
07
07
07
EXF2
EXEN2
RCAP2L RCAP2H
TL2 TH2
÷2
÷16
÷16
SMOD
0
1
Timer 1 Overflow
0
1
0
1
TCLK
RCLK
TX Clock
RX Clock
Timer 2
Interrupt
Request
UART Serial Port
The serial port on the VRS1100 can operate in full
duplex; in other words, it can transmit and receive data
simultaneously. It is possible to have different
communication speeds for Transmission and
Reception by assigning one timer for transmission and
one timer for reception.
The VRS1100 serial port includes a double buffering
feature on reception buffer, which allows to start
reception of a byte even if the one previously received
has not been retrieved from the receive register by the
processor. However, if the first byte still has not been
read by the time reception of the second byte is
complete, the byte present in the receive buffer will be
lost.
One SFR register, SBUF, gives access to the Transmit
and Receive registers of the serial port. When a read
operation is performed on the SBUF register, it will
access the receive register. When a write operation is
performed on the SBUF, the transmit register will be
loaded with the value.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
24
UART Control Register
The serial port control register, SCON contains the 9th
data bit for transmit and receive (TB8 and RB8) and all
the mode selection bits. SCON also contains the serial
port interrupt bits (TI and RI).
TABLE 29: SERIAL PORT CONTROL REGISTER (SCON) – SFR 98H
7 6 5 4 3 2 1 0
SM0 SM1 SM2 REN TB8 RB8 TI RI
Bit Mnemonic Description
7 SM0 Bit to select mode of operation (see table
below)
6 SM1 Bit to select mode of operation (see table
below)
5 SM2 Multiprocessor communication is possible
in Modes 2 and 3.
In Modes 2 or 3 if SM2 is set to 1, RI will
not be activated if the received 9th data bit
(RB8) is 0.
In Mode 1, if SM2 = 1 then RI will not be
activated if a valid stop bit was not
received.
4 REN Serial Reception Enable Bit
This bit must be set by software and
cleared by software.
1: Serial reception enabled
0: Serial reception disabled
3 TB8 9th data bit transmitted in Modes 2 and 3
This bit must be set by software and
cleared by software.
2 RB8 9th data bit received in Modes 2 and 3.
In Mode 1, if SM2 = 0, RB8 is the stop bit
that was received.
In Mode 0, this bit is not used.
This bit must be cleared by software.
1 TI Transmission Interrupt flag.
Automatically set to 1 when:
• The 8th bit has been sent in Mode 0.
• Automatically set to 1 when the stop bit
has been sent in the other modes.
This bit must be cleared by software.
0 RI Reception Interrupt flag
Automatically set to 1 when:
• The 8th bit has been received in Mode 0.
• Automatically set to 1 when the stop bit
has been sent in the other modes (see
SM2 exception).
This bit must be cleared by software.
TABLE 30: SERIAL PORT MODES OF OPERATION
SM0 SM1 Mode Description Baud Rate
0 0 0 Shift Register Fosc/12
0 1 1 8-bit UART Variable
1 0 2 9-bit UART Fosc/64 or
Fosc/32
1 1 3 9-bit UART Variable
UART Operating Modes
The VRS1100’s serial port can operate in four different
Modes. In all four Modes, a transmission is initiated by
an instruction that uses the SBUF register as a
destination register. In Mode 0, reception is initiated by
setting RI to 0 and REN to 1. An incoming start bit
initiates reception in the other modes provided that
REN is set to 1. The following paragraphs describe the
four Modes.
UART Operation in Mode 0
In this Mode, the serial data exits and enters through
the RXD pin. TXD is used to output the shift clock. The
signal is composed of 8 data bits starting with the LSB.
The baud rate in this mode is 1/12 the oscillator
frequency.
FIGURE 18: SERIAL PORT MODE 0 BLOCK DIAGRAM
TXD P3.1
Internal Bus
SBUF
D
SQ
ZERO DETECTOR
CLK
1
Write to
SBUF
TX Control Unit
Start
TX Clock
Shift
Send
RX Control Unit
RI
TI
1 1 1 1 1 1 1 0
RX Clock
Start Shift
Receive
Shift Register
SBUF
Internal Bus
READ SBUF
REN
RI
RXD P3.0
Input Function
RXD P3.0
Shift
Clock
Fosc/12
Serial Port
Interrupt
Shift
RXD P3.0
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
25
UART Transmission in Mode 0
Any instruction that uses SBUF as a destination
register may initiate a transmission. The “write to
SBUF” signal also loads a 1 into the 9th position of the
transmit shift register and tells the TX control block to
begin a transmission. The internal timing is such that
one full machine cycle will elapse between a write to
SBUF instruction and the activation of SEND.
The SEND signal enables the output of the shift
register to the alternate output function line of P3.0 and
enables SHIFT CLOCK to the alternate output function
line of P3.1.
At every machine cycle in which SEND is active, the
contents of the transmit shift register are shifted to the
right by one position.
Zeros come in from the left as data bits shift out to the
right. The TX control block sends its final shift and de-
activates SEND while setting T1 after one condition is
fulfilled: When the MSB of the data byte is at the output
position of the shift register; the 1 that was initially
loaded into the 9th position is just to the left of the MSB;
and all positions to the left of that contain zeros. Once
these conditions are met, the de-activation of SEND
and the setting of T1 occur at T1 of the 10th machine
cycle after the “write to SBUF” pulse.
UART Reception in Mode 0
When REN and R1 are set to 1 and 0 respectively,
reception is initiated. The bits 11111110 are written to
the receive shift register at the end of the next machine
cycle by the RX control unit. In the following phase, the
RX control unit will activate RECEIVE.
The contents of the receive shift register are shifted
one position to the left at the end of every machine
cycle during which RECEIVE is active. The value that
comes in from the right is the value that was sampled
at the P3.0 pin.
1’s are shifted out to the left as data bits are shifted in
from the right. The RX control block is flagged to do
one last shift and load SBUF when the 0 that was
initially loaded into the rightmost position arrives at the
leftmost position in the shift register.
UART Operation in Mode 1
For an operation in Mode 1, 10 bits are transmitted
(through TXD) or received (through RXD). The
transactions are composed of: a Start bit (Low); 8 data
bits (LSB first) and one Stop bit (high). The reception is
completed once the Stop bit sets the RB8 flag in the
SCON register. Either Timer 1 or Timer 2 controls the
baud rate in this mode.
The following diagram shows the serial port structure
when configured in Mode 1.
FIGURE 19: SERIAL PORT MODE 1 AND 3 BLOCK DIAGRAM
Internal Bus
SBUF
D
SQ
ZERO DETECTOR
CLK
1
Write to
SBUF
TX Control Unit
Start
TX Clock
Data
Send
RX Control Unit
RI
TI
RX Clock
Start SHIFT
9-Bit Shift Register
SBUF
Internal Bus
READ SBUF
LOAD SBUF
Serial Port
Interrupt
Shift
Bit
Detector
÷16
÷16
1-0 Transition
Detector
RXD
÷2
Timer 2
Overflow
Timer 1
Overflow
RCLK
TCLK
SMOD
01
01
01
Load
SBUF
Shift
TXD
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
26
UART Transmission in Mode 1
Transmission is initiated by any instruction that makes
use of SBUF as a destination register. The 9th bit
position of the transmit shift register is loaded by the
“write to SBUF” signal. This event also flags the TX
Control Unit that a transmission has been requested.
It is after the next rollover in the divide-by-16 counter
when transmission actually begins. It follows that the
bit times are synchronized to the divide-by-16 counter
and not to the “write to SBUF” signal.
When a transmission begins, it places the start bit at
TXD. Data transmission is activated one bit time later.
This activation enables the output bit of the transmit
shift register to TXD. One bit time after that, the first
shift pulse occurs.
In this Mode, zeros are clocked in from the left as data
bits are shifted out to the right. When the most
significant bit of the data byte is at the output position
of the shift register, the 1 that was initially loaded into
the 9th position is to the immediate left of the MSB, and
all positions to the left of that contain zeros. This
condition flags the TX Control Unit to shift one more
time.
UART Reception in Mode 1
A one to zero transition at pin RXD will initiate
reception. It is for this reason that RXD is sampled at a
rate of 16 multiplied by the baud rate that has been
established. When a transition is detected, 1FFh is
written into the input shift register and the divide-by-16
counter is immediately reset. The divide-by-16 counter
is reset in order to align its rollovers with the
boundaries of the incoming bit times.
In total, there are 16 states in the counter. During the
7th, 8th and 9th counter states of each bit time; the bit
detector samples the value of RXD. The accepted
value is the value that was seen in at least two of the
three samples. The purpose of doing this is for noise
rejection. If the value accepted during the first bit time
is not zero, the receive circuits are reset and the unit
goes back to searching for another one to zero
transition. All false start bits are rejected by doing this.
If the start bit is valid, it is shifted into the input shift
register, and the reception of the rest of the frame will
proceed.
For a receive operation, the data bits come in from the
right as 1’s shift out on the left. As soon as the start bit
arrives at the leftmost position in the shift register, (9-
bit register), it tells the UART’s receive controller block
to perform one last shift operation: to set RI and to load
SBUF and RB8. The signal to load SBUF and RB8,
and to set RI, will be generated if, and only if, the
following conditions are met at the time the final shift
pulse is generated:
o Either SM2 = 0 or the received stop bit = 1
o RI = 0
If both conditions are met, the stop bit goes into RB8,
the 8 data bits go into SBUF, and RI is activated. If one
of these conditions is not met, the received frame is
completely lost. At this time, whether the above
conditions are met or not, the unit goes back to
searching for a one to zero transition in RXD.
UART Operation in Mode 2
In Mode 2 a total of 11 bits are transmitted (through
TXD) or received (through RXD). The transactions are
composed of: a Start bit (Low), 8 data bits (LSB first), a
programmable 9th data bit, and one Stop bit (High).
For transmission, the 9th data bit comes from the TB8
bit of SCON. For example, the parity bit P in the PSW
could be moved into TB8.
In the case of receive, the 9th data bit is automatically
written into RB8 of the SCON register.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
27
In Mode 2, the baud rate is programmable to either
1/32 or 1/64 the oscillator frequency.
FIGURE 20: SERIAL PORT MODE 2 BLOCK DIAGRAM
Internal Bus
SBUF
D
SQ
ZERO DETECTOR
CLK
1
Write to
SBUF
TX Control Unit
Start
TX Clock
Data
Send
RX Control Unit
RI
TI
RX Clock
Control
Start SHIFT
9-Bit Shift Register
SBUF
Internal Bus
READ SBUF
LOAD SBUF
Serial Port
Interrupt
Shift
Bit
Detector
÷16
÷16
1-0 Transition
Detector
RXD
÷2
Fosc/2
SMOD
01
Load
SBUF
Shift
TXD
Stop
Sample
UART Operation in Mode 3
In Mode 3, 11 bits are transmitted (through TXD) or
received (through RXD). The transactions are
composed of: a Start bit (Low), 8 data bits (LSB first), a
programmable 9th data bit, and one Stop bit (High).
Mode 3 is identical to Mode 2 in all respects but one:
the baud rate. Either Timer 1 or Timer 2 generates the
baud rate in Mode 3.
FIGURE 21: SERIAL PORT MODE 3 BLOCK DIAGRAM
Internal Bus
SBUF
D
SQ
ZERO DETECTOR
CLK
1
Write to
SBUF
TX Control Unit
Start
TX Clock
Data
Send
RX Control Unit
RI
TI
RX Clock
Start SHIFT
9-Bit Shift Register
SBUF
Internal Bus
READ SBUF
LOAD SBUF
Serial Port
Interrupt
Shift
Bit
Detector
÷16
÷16
1-0 Transition
Detector
RXD
÷2
Timer 2
Overflow
Timer 1
Overflow
RCLK
TCLK
SMOD
01
01
01
Load
SBUF
Shift
TXD
SAMPLE
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
28
UART in Mode 2 and 3: Additional Information
As mentioned earlier, for an operation in Modes 2 and
3, 11 bits are transmitted (through TXD) or received
(through RXD). The signal comprises of: a logical low
Start bit, 8 data bits (LSB first), a programmable 9th
data bit, and one logical high Stop bit.
On transmit, (TB8 in SCON) can be assigned the value
of 0 or 1. On receive; the 9th data bit goes into RB8 in
SCON. The baud rate is programmable to either 1/32
or 1/64 the oscillator frequency in Mode 2. Mode 3 may
have a variable baud rate generated from either Timer
1 or Timer 2 depending on the states of TCLK and
RCLK.
UART Transmission in Mode 2 and Mode 3
The transmission is initiated by any instruction that
makes use of SBUF as the destination register. The 9th
bit position of the transmit shift register is loaded by the
“write to SBUF” signal. This event also informs the
UART transmission control unit that a transmission has
been requested. After the next rollover in the divide-by-
16 counter, a transmission actually starts at the
beginning of the machine cycle. It follows that the bit
times are synchronized to the divide-by-16 counter and
not to the “write to SBUF” signal, as in the previous
mode.
Transmissions begin when the SEND signal is
activated, which places the Start bit on TXD pin. Data
is activated one bit time later. This activation enables
the output bit of the transmit shift register to the TXD
pin. The first shift pulse occurs one bit time after that.
The first shift clocks a Stop bit (1) into the 9th bit
position of the shift register on TXD. Thereafter, only
zeros are clocked in. Thus, as data bits shift out to the
right, zeros are clocked in from the left. When TB8 is at
the output position of the shift register, the stop bit is
just to the left of TB8, and all positions to the left of that
contain zeros. This condition signals to the TX control
unit to shift one more time and set TI, while
deactivating SEND. This occurs at the 11th divide-by-
16 rollover after “write to SBUF”.
UART Reception in Mode 2 and Mode 3
One to zero transitions on the RXD pin initiate
reception. For this reason the RXD is sampled at a
rate of 16 multiplied by the baud rate that has been
established.
When a transition is detected, the 1FFh is written into
the input shift register and the divide-by-16 counter is
immediately reset.
During the 7th, 8th and 9th counter states of each bit
time; the bit detector samples the value of RXD. The
accepted value is the value that was seen in at least
two of the three samples. If the value accepted during
the first bit time is not zero, the receive circuits are
reset and the unit goes back to searching for another
one to zero transition. If the start bit is valid, it is shifted
into the input shift register, and the reception of the
rest of the frame will proceed.
For a receive operation, the data bits come in from the
right as 1’s shift out on the left. As soon as the start bit
arrives at the leftmost position in the shift register (9-bit
register), it tells the RX control block to do one more
shift, to set RI, and to load SBUF and RB8. The signal
to set RI and to load SBUF and RB8 will be generated
if, and only if, the following conditions are satisfied at
the instance when the final shift pulse is generated:
- Either SM2 = 0 or the received 9th bit equal 1
- RI = 0
If both conditions are met, the 9th data bit received
goes into RB8, and the first 8 data bits go into SBUF. If
one of these conditions is not met, the received frame
is completely lost. One bit time later, whether the
above conditions are met or not, the unit goes back to
searching for a one to zero transition at the RXD input.
Please note that the value of the received stop bit is
unrelated to SBUF, RB8 or RI.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
29
UART Baud Rates
In Mode 0, the baud rate is fixed and can be
represented by the following formula:
In Mode 2, the baud rate depends on the value of the
SMOD bit in the PCON SFR. From the formula below,
we can see that if SMOD = 0 (which is the value on
reset), the baud rate is 1/32 the oscillator frequency.
The Timer 1 and/or Timer 2 overflow rate determines
the baud rates in Modes 1 and 3.
Generating UART Baud Rate with Timer 1
When Timer 1 functions as a baud rate generator, the
baud rate in Modes 1 and 3 are determined by the
Timer 1 overflow rate.
Timer 1 must be configured as an 8-bit timer (TL1) with
auto-reload with TH1 value when an overflow occurs
(Mode 2). In this application, the Timer 1 interrupt
should be disabled.
The two following formulas can be used to calculate
the baud rate and the reload value to put in the TH1
register.
The value to put into the TH1 register is defined by the
following formula:
Generating UART Baud Rates with Timer 2
Timer 2 is often preferred to generate the baud rate, as
it can be easily configured to operate as a 16-bit timer
with auto-reload. This allows for much better resolution
than using Timer 1 in 8-bit auto-reload mode.
The baud rate using Timer 2 is defined as:
The timer can be configured as either a timer or a
counter in any of its 3 running modes. In most typical
applications, it is configured as a timer (C/T2 is set to
0).
To make the Timer 2 operate as a baud rate generator,
the TCLK and RCLK bits of the T2CON register must
be set to 1.
The baud rate generator mode is similar to the auto-
reload mode in that an overflow in TH2 causes the
Timer 2 registers to be reloaded with the 16-bit value in
registers RCAP2H and RCAP2L, which are preset by
software. However, when Timer 2 is configured as a
baud rate generator, its clock source is Osc/2.
Mode 0 Baud Rate = Oscillator Frequency
12
Mode 2 Baud Rate = 2SMOD x (Oscillator Frequency)
64
Mode 1,3 Baud Rate = 2SMODx Fosc
32 x 12(256 – TH1)
TH1 = 256 - 2SMODx Fosc
32 x 12x (Baud Rate)
Mode 1,3 Baud Rate = 2SMODx Timer 1 Overflow Rate
32
Mode 1,3 Baud Rate = Timer 2 Overflow Rate
16
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
30
The following formula can be used to calculate the
baud rate in modes 1 and 3 using the Timer 2:
The formula below is used to define the reload value to
put into the RCAP2h, RCAP2L registers to achieve a
given baud rate.
In the above formula, RCAP2H and RCAP2L are the
content of RCAP2H and RCAP2L taken as a 16-bit
unsigned integer.
Note that a rollover in TH2 does not set TF2, and will
not generate an interrupt. Because of this, Timer 2
interrupt does not have to be disabled when Timer 2 is
configured in baud rate generator mode.
Furthermore, when Timer 2 is configured as UART
baud rate generator and running (TR2 is set to 1), the
user should not try to perform read or write operations
to the TH2 or TL2 and RCAP2H, RCAP2L registers
Modes 1, 3 Baud Rate = Oscillator Frequency
32x[65536 – (RCAP2H, RCAP2L)]
(RCAP2H, RCAP2L) = 65536 - Fosc
32x[Baud Rate]
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
31
Timer 1 Reload Value in Modes 1 & 3 for UART Baud Rate
The following table gives examples of Timer 1, 8-bit reload value when used as a UART Baud Rate generator and the
SMOD bit of the PCON register is set to 1.
22.184MHz 16.000MHz 14.745MHz 12.000MHz 11.059MHz 8.000MHz 3.57MHz
115200bps FFh - - - - - -
57600bps Feh - - - FFh - -
38400bps FDh - FEh - - - -
31250bps - - - FEh - - -
19200bps FAh - FCh - FDh - -
9600bps F4h - F8h - FAh - -
2400bps D0h DDh E0h E6h E8h - -
1200bps A0h BBh C0h CCh D0h DDh -
300bps - - 00h 30h 40h 75h C2h
Timer 2 Reload Value in Modes 1 & 3 for UART Baud Rate
Here are examples of [RCAP2H, RCAP2L] reload values for Timer 2 when it is used as baud rate generator for the
VRS1100 UART
22.184MHz 16.000MHz 14.745MHz 12.000MHz 11.059MHz 8.000MHz 3.57MHz
230400bps FFFDh - FFFEh - - - -
115200bps FFFAh - FFFCh - FFFDh - -
57600bps FFF4h - FFF8h - FFFAh - -
38400bps FFEEh FFF3h FFF4h - FFF7h - -
31250bps FFEAh FFF0h FFF1h FFF4h FFF5h FFF8h -
19200bps FFDCh FFE6h FFE8h - FFEEh FFF3h
9600bps FFB8h FFCCh FFD0h FFD9h FFDCh FFE6h -
2400bps FEE0h FF30h FF40h FF64h FF70h FF98h FFD1h
1200bps FDC0h FE5Fh FE80h FEC7h FEE0h FF30h FFA3h
300bps F700h F97Dh FA00h FB1Eh FB80h FCBEh FE8Bh
UART initialization in Mode 3 using Timer 1
;*** INTIALIZE THE UART @ 9600BPS, Fosc=11.0592MHz
INISER0T1I: MOV A,T2CON ;RETRIEVE CURRENT VALUE OF T2CON
ANL A,#11001111B ;RCLK & TCLK BIT = 0 -> TO USE TIMER1
MOV T2CON,A ;BAUD RATE GENERATOR SOURCE FOR UART
MOV PCON,#80H ;SET THE SMOD BIT TO 1
MOV TL1,#0FAH ;CONFIG TIMER1 AT 8BIT WITH AUTO-RELOAD
MOV TH1,#0FAH ;CALCULATE THE TIMER 1 RELOAD VALUE
;TH1 = [(2^SMOD) * Fosc] / (32 * 12 * Fcomm)
;TH1 FOR 9600BPS @ 11.059MHz = FAh
MOV SCON,#05Ah ;CONFIG SCON_0 MODE_1
MOV TMOD,#00100000B ;CONFIG TIMER 1 IN MODE 2, 8BIT
; + AUTO RELOAD
MOV TCON,#01000000B ;START TIMER1
CLR SCON.0 ;CLEAR UART RX, TX FLAGS
CLR SCON.1
MOV SBUF,#DATA ;SEND ONE BYTE ON THE SERIAL PORT
UART initialization in Mode 3, using Timer 2
;*** INTIALIZE THE UART @57600BPS, Fosc=11.0592MHz
INISER0T2I: MOV SCON,#05Ah ;CONFIG SCON_0 MODE_1,
;CALCULATE RELOAD VALUE WITH T2
;RCAP2H,RCAP2L = 65536 - [ Fosc / (32*Fcomm)]
MOV RCAP2H,#0FFh ;RELOAD VALUE 57600bps, 11.059MHz =FFFAh
MOV RCAP2L,#0DCh ;
MOV T2CON,#034h ;SERIAL PORT0, TIMER2 RELOAD START
CLR SCON.0 ;CLEAR UART RX, TX FLAGS
CLR SCON.1
MOV SBUF,#DATA ;SEND ONE BYTE ON THE SERIAL PORT
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
32
Interrupts
The VRS1100 has 8 interrupt sources (9 if we include
the WDT) and 7 interrupt vectors (including reset) to
handle them.
The interrupt can be enabled via the IE register shown
below:
TABLE 31: IE INTERRUPT ENABLE REGISTER –SFR A8H
7 6 5 4 3 2 1 0
EA - ET2 ES ET1 EX1 ET0 EX0
Bit Mnemonic Description
7 EA Disables All Interrupts
0: no interrupt acknowledgment
1: Each interrupt source is individually
enabled or disabled by setting or clearing
its enable bit.
6 - Reserved
5 ET2 Timer 2 Interrupt Enable Bit
4 ES Serial Port Interrupt Enable Bit
3 ET1 Timer 1 Interrupt Enable Bit
2 EX1 External Interrupt 1 Enable Bit
1 ET0 Timer 0 Interrupt Enable Bit
0 EX0 External Interrupt 0 Enable Bit
The following figure illustrates the various interrupt
sources on the VRS1100.
FIGURE 22: INTERRUPT SOURCES
IE0IT0INT0
TF0
IE1IT1INT1
TF1
T1
RI
TF2
EXF2
INTERRUPT
SOURCES
Interrupt Vectors
The table shown below specifies each interrupt source,
its flag and its vector address.
TABLE 32: INTERRUPT VECTOR ADDRESS
Interrupt Source Flag Vector
Address
RESET (+ WDT) WDR 0000h*
INT0 IE0 0003h
Timer 0 TF0 000Bh
INT1 IE1 0013h
Timer 1 TF1 001Bh
Serial Port RI+TI 0023h
Timer 2 TF2+EXF2 002Bh
*If location 0000h = FFh, the PC jump to the ISP program.
External Interrupts
The VRS1100 has two external interrupt inputs named
INT0 and INT1. These interrupt lines are shared with
P3.2 and P3.3.
The bits IT0 and IT1 of the TCON register determine
whether the external interrupts are level or edge
sensitive.
If ITx = 1, the interrupt will be raised when a 1-> 0
transition occurs at the interrupt pin. The duration of
the transition must be at least equal to 12 oscillator
cycles.
If ITx = 0, the interrupt will occur when a logic low
condition is present on the interrupt pin.
The state of the external interrupt, when enabled, can
be monitored using the flags, IE0 and IE1 of the TCON
register that are set when the interrupt condition
occurs.
In the case where the interrupt was configured as edge
sensitive, the associated flag is automatically cleared
when the interrupt is serviced.
If the interrupt is configured as level sensitive, then the
interrupt flag must be cleared by the software.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
33
Timer 0 and Timer 1 Interrupt
Both Timer 0 and Timer 1 can be configured to
generate an interrupt when a rollover of the
timer/counter occurs (except Timer 0 in Mode 3).
The TF0 and TF1 flags serve to monitor timer overflow
occurring from Timer 0 and Timer 1. These interrupt
flags are automatically cleared when the interrupt is
serviced.
Timer 2 interrupt
Timer 2 interrupt can occur if TF2 and/or EXF2 flags
are set to 1 and if the Timer 2 interrupt is enabled.
The TF2 flag is set when a rollover of Timer 2
Counter/Timer occurs. The EXF2 flag can be set by a
1->0 transition on the T2EX pin by the software.
Note that neither flag is cleared by the hardware upon
execution of the interrupt service routine. The service
routine may have to determine whether it was TF2 or
EXF2 that generated the interrupt. These flag bits will
have to be cleared by the software.
Every bit that generates interrupts can either be
cleared or set by the software, yielding the same result
as when the operation is done by the hardware. In
other words, pending interrupts can be cancelled and
interrupts can be generated by the software.
Serial Port Interrupt
The serial port can generate an interrupt upon byte
reception or once the byte transmission is completed.
Those two conditions share the same interrupt vector
and it is up to the interrupt service routine to find out
what caused the interrupt by looking at the serial
interrupt flags RI and TI.
Note that neither of these flags is cleared by the
hardware upon execution of the interrupt service
routine. The software must clear these flags.
Execution of an Interrupt
When the processor receives an interrupt request, an
automatic jump to the desired subroutine occurs. This
jump is similar to executing a branch to a subroutine
instruction: the processor automatically saves the
address of the next instruction on the stack. An internal
flag is set to indicate that an interrupt is taking place,
and then the jump instruction is executed. An interrupt
subroutine must always end with the RETI instruction.
This instruction allows users to retrieve the return
address placed on the stack.
The RETI instruction also allows updating of the
internal flag that will take into account an interrupt with
the same priority.
Interrupt Enable and Interrupt Priority
When the VRS1100 is initialized, all interrupt sources
are inhibited by the bits of the IE register being reset to
0. It is necessary to start by enabling the interrupt
sources that the application requires. This is achieved
by setting bits in the IE register, as discussed
previously.
This register is part of the bit addressable internal
RAM. For this reason, it is possible to modify each bit
individually in one instruction without having to modify
the other bits of the register. All interrupts can be
inhibited by setting EA to 0.
The order in which interrupts are serviced is shown in
the following table:
TABLE 33: INTERRUPT PRIORITY
Interrupt Source
RESET + WDT (Highest Priority)
IE0
TF0
IE1
TF1
RI+TI
TF2+EXF2 (Lowest Priority)
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
34
Modifying the Order of Priority
The VRS1100 allows the user to modify the natural
priority of the interrupts. One may modify the order by
programming the bits in the IP (Interrupt Priority)
register. When any bit in this register is set to 1, it
gives the corresponding source a greater priority than
interrupts coming from sources that don’t have their
corresponding IP bit set to 1.
The IP register is represented in the table below.
TABLE 34: IP INTERRUPT PRIORITY REGISTER –SFR B8H
7 6 5 4 3 2 1 0
EA - ET2 ES ET1 EX1 ET0 EX0
Bit Mnemonic Description
7 -
6 -
5 PT2 Gives Timer 2 Interrupt Higher Priority
4 PS Gives Serial Port Interrupt Higher Priority
3 PT1 Gives Timer 1 Interrupt Higher Priority
2 PX1 Gives INT1 Interrupt Higher Priority
1 PT0 Gives Timer 0 Interrupt Higher Priority
0 PX0 Gives INT0 Interrupt Higher Priority
The Watch Dog Timer
The VRS1100 Watch Dog Timer (WDT) is a 16-bit
free-running counter operating from an independent
250KHz internal RC oscillator. The overflow of the
Watch Dog Timer counter will reset the processor.
The WDT is a useful safety measure for systems that
could be affected by noise, power glitches and other
conditions that can cause the software to go into
infinite dead loops or runaways by giving a recovery
mechanism from abnormal software conditions.
Watch Dog Timer Registers
The configuration and use of the VRS1100 Watch Dog
Timer is handled by three registers: WDTKEY,
WDTCTRL and SYSCON.
The WDTKEY register provides protection level to
ensure that the Watch Dog Timer doesn’t get
inadvertently reset in case of program malfunction.
TABLE 35: WATCH DOG TIMER KEY REGISTER: WDTKEY – SFR 97H
7 6 5 4 3 2 1 0
WDTKEY7:0
Bit Mnemonic Description
7:0 WDTKEY Watch Dog Key
The WDTCTRL register is by default configured as a
Read-Only register. To modify its contents, two
consecutive write operations to the WDTKEY register
must be performed first:
MOV WDTKEY,#01Eh
MOV WDTKEY,#0E1h
Once the configuration or WDT reset operation is
completed, the WDTCTRL register can be put back in
Read-Only by writing the following sequence into the
WDTKEY register:
MOV WDTKEY,#0E1h
MOV WDTKEY,#01Eh
Once the WDT operation is activated, the users
software must clear it periodically. In the case where
the WDT is not cleared, its overflow will trigger a reset
of the VRS1100.
TABLE 36: WATCH DOG TIMER CONTROL (WDTCTRL) – SFR 9FH
7 6 5 4 3 2 1 0
WDTE Unused WDT
CLR Unused WDT
PS2
WDT
PS1
WDT
PS0
Bit Mnemonic Description
7 WDTE Watch Dog Timer Enable Bit
0: Watch Dog Timer is disabled
1: Watch Dog Timer is enabled
6 Unused -
5 WDTCLR Watch Dog Timer Counter Clear Bit
[4:3] Unused -
2 WDTPS2 Clock Source Divider Bit 2
1 WDTPS1 Clock Source Divider Bit 1
0 WDTPS0 Clock Source Divider Bit 0
The WDT timeout delay can be adjusted by configuring
the clock divider input for the time base source clock of
the WDT. To select the divider value, the
[WDTPS2~WDTPS0] bits of the WDT Control Register
should be set accordingly.
The next table gives the approximate timeout period
the user will obtain for different values of the WDTPSx
bits of the Watch Dog Timer Register.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
35
TABLE 37: WDT TIMEOUT PERIOD AT
WDTPS [2:0] WDT Period
000 2.05ms
001 4.10ms
010 8.19ms
011 16.38ms
100 32.77ms
101 65.54ms
110 131.07ms
111 262.14ms
To enable the WDT, the user must set bit 7 (WDTE) of
the WDTCTRL register to 1. Once WDTE has been set
to 1, the 16-bit counter will start to count using the
internal 250kHz oscillator as clock source, divided
according to the value of the WDTPS2~WDTPS0 bits.
Clearing the WDT is accomplished by setting the
WDTCLR bit of the WDTCTRL to 1. This action will
clear the contents of the 16-bit counter and force it to
restart.
In the case where the Watch Dog Timer overflows, the
Watch Dog Timer will reset the processor and the
WDR bit (7) of SYSCON register will be set to 1 and
the WDTE bit will be cleared to 0. The user should
check the WDR bit if an unpredicted reset has taken
place.
The user should check the WDR bit of the SYSCON
register whenever an unpredicted reset has taken
place. If the WDR bit is set, this mean the Processor
Reset was caused by the Watch Dog Timer.
WDT initialization Example
The following program example shows the initialization
sequence of the Watch Dog Timer and the routine to
periodically clear it.
;*** VARIABLE DEFINITION ***
CPTR EQU 020H
PORTVAL EQU 00H
;*** PROGRAM START HERE ****
ORG 0000h
LJMP START
;*** MAIN PROGRAM START ***
ORG 0100h
;*** CHECK IF RESET WAS CAUSED BY THE WATCHDOG TIMER
START: MOV A,SYSCON
ANL A,#80H
JNZ WDTRESET ;WDT BIT SET -> WE GOT A WDT RESET
INITWDT: MOV WDTKEY,#01EH ;UNLOCK THE WDTCTRL REG ACCESS IN
MOV WDTKEY,#0E1H ;WRITING MODE
MOV WDTCTRL,#10000010B ;CONFIG THE WATCHDOG TIMER
;BIT 7 - WDTEN=1 WATCHDOG TIMER ENABLE
;BIT 6 - UNUSED
;BIT 5 - WDTCLR=1 WATCHDOG CLEAR
;BIT 4:3 - UNUSED
;BIT 2:0 - WDTCLK=010 - WDT TIMEOUT = 8mS
MOV WDTKEY,#0E1H ;LOCK THE WDTCTRL ACCESS IN WRITING
MOV WDTKEY,#01EH
MOV PORTVAL,#00H ;INIT PORT VALUE TO 00H
WDTRESET: NOP ;IF THE WDT CAUSE THE RESET INIT PORTVAL
MOV A,PORTVAL ;TOGGLE P1 VALUE
CPL A
MOV PORTVAL,A
MOV P1,A
;*** SEQUENCE TO CLEAR THE WATCHDOG TIMER (SAME AS CONFIG)
LOOP: ;MOV WDTKEY,#01EH ;UNLOCK THE WDTCTRL REG ACCESS IN
;WRITING MODE
;MOV WDTKEY,#0E1H
;MOV WDTCTRL,#10100010B ;CONFIG THE WDT TIMER
;BIT 7 - WDTEN=1 WDT ENABLE
;BIT 6 - UNUSED
;BIT 5 - WDTCLR=1 WDT CLEAR
;BIT 4:3 - UNUSED
;BIT 2:0 - WDTCLK=010 - WDT TIMEOUT = 8mS
;MOV WDTKEY,#0E1H ;LOCK THE WDTCTRL ACCESS IN WRITING
;MOV WDTKEY,#01EH
(…)
LJMP LOOP
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
36
Pulse Width Modulation (PWM)
The Pulse Width Modulation (PWM) module has 4
Outputs. Each output uses an 8-bit PWM data register
(PWMD) to set the number of continuous pulses within
a PWM frame cycle.
PWM Function Description:
Each 8-bit PWM output is composed of an 8-bit
register that consists of a 5-bit PWM (5 MSBs) and a
3-bit (LSBs) Narrow Pulse Generator (NP). The 5-bit
PWM determines the duty cycle of the output. The 3-bit
NPx generates and inserts narrow pulses among the
PWM frame made of 8 cycles.
The number of pulses generated is equal to the
number programmed in the 3-bit NP. The NP is used
to generate an equivalent 8-bit resolution PWM type
DAC with a reasonably high repetition rate through a 5-
bit PWM clock speed. The PDCK[1:0] settings of the
PWMC (A3h) register is used to derive the PWM clock
from Fosc.
The PWM output cycle frame repetition rate
(frequency) is calculated using the following formula:
PWM Output Enable Register
TABLE 38: PWM OUTPUT ENABLE REGISTER (PWME) – SFR 9BH
7 6 5 4
-- PWM3E PWM2E
3 2 1 0
PWM1E PWM0E -
Bit Mnemonic Description
7:6 -
5 PWM3E
4 PWM2E
3 PWM1E
2 PWM0E
When bit is set to one, the
corresponding PWM pin is active as
a PWM function. When the bit is
cleared, the corresponding PWM pin
is active as an I/O pin. These five
bits are cleared upon reset.
1:0 -
PWM Registers -PWM Control Register
The table below represents the PWM Control Register.
TABLE 39: PWM CONTROL REGISTER (PWMC) – SFR A3H
7 6 5 4 3 2 1 0
Unused PDCK1 PDCK0
Bit Mnemonic Description
[7:2] Unused -
1 PDCK1 Input Clock Frequency Divider Bit 1
0 PDCK0 Input Clock Frequency Divider Bit 0
The following table shows the relationship between the
values of PDCK1/PDCK0 and the value of the divider.
Numerical values of the corresponding frequencies are
also provided.
PDCK1 PDCKO Divider PWM clock,
Fosc=20MHz
PWM clock,
Fosc=24MHz
0 0 2 10MHz 12MHz
0 1 4 5MHz 6MHz
1 0 8 2.5MHz 3MHz
1 1 16 1.25MHz 1.5MHz
PWM Clock = Fosc
2(PDCK [1:0] +1)
PWM Clock = Fosc
32 x 2(PDCK [1:0] +1)
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
37
PWM Data Registers
The tables below show the PWM Data Registers. The
PWMDx bits hold the content of the PWM Data
Register and determine the duty cycle of the PWM
output waveform. The NPx[2:0] bits will insert narrow
pulses in the 8-PWM-cycle frame.
TABLE 40: PWM DATA REGISTER 0 (PWMD0) – SFR A4H
7 6 5 4
PWMD0.4 PWMD0.3 PWMD0.2 PWMD0.1
3 2 1 0
PWMD0.0 NP0.2 NP0.1 NP0.0
Bit Mnemonic Description
7 PWMD0.4 Contents of PWM Data Register 0 Bit 4
6 PWMD0.3 Contents of PWM Data Register 0 Bit 3
5 PWMD0.2 Contents of PWM Data Register 0 Bit 2
4 PWMD0.1 Contents of PWM Data Register 0 Bit 1
3 PWMD0.0 Contents of PWM Data Register 0 Bit 0
2 NP0.2
1 NP0.1
0 NP0.0
Inserts Narrow Pulses in a 8-PWM-Cycle
Frame
TABLE 41: PWM DATA REGISTER 1 (PWMD1) – SFR A5H
7 6 5 4
PWMD1.4 PWMD1.3 PWMD1.2 PWMD1.1
3 2 1 0
PWMD1.0 NP1.2 NP1.1 NP1.0
Bit Mnemonic Description
7 PWMD1.4 Contents of PWM Data Register 1 Bit 4
6 PWMD1.3 Contents of PWM Data Register 1 Bit 3
5 PWMD1.2 Contents of PWM Data Register 1 Bit 2
4 PWMD1.1 Contents of PWM Data Register 1 Bit 1
3 PWMD1.0 Contents of PWM Data Register 1 Bit 0
2 NP1.2
1 NP1.1
0 NP1.0
Inserts Narrow Pulses in a 8-PWM-Cycle
Frame
TABLE 42: PWM DATA REGISTER 2 (PWMD2) – SFR A6H
7 6 5 4
PWMD2.4 PWMD2.3 PWMD2.2 PWMD2.1
3 2 1 0
PWMD2.0 NP2.2 NP2.1 NP2.0
Bit Mnemonic Description
7 PWMD2.4 Contents of PWM Data Register 2 Bit 4
6 PWMD2.3 Contents of PWM Data Register 2 Bit 3
5 PWMD2.2 Contents of PWM Data Register 2 Bit 2
4 PWMD2.1 Contents of PWM Data Register 2 Bit 1
3 PWMD2.0 Contents of PWM Data Register 2 Bit 0
2 NP2.2
1 NP2.1
0 NP2.0
Inserts Narrow Pulses in a 8-PWM-Cycle
Frame
TABLE 43: PWM DATA REGISTER 3 (PWMD3) – SFR A7H
7 6 5 4
PWMD3.4 PWMD3.3 PWMD3.2 PWMD3.1
3 2 1 0
PWMD3.0 NP3.2 NP3.1 NP3.0
Bit Mnemonic Description
7 PWMD3.4 Contents of PWM Data Register 3 Bit 4
6 PWMD3.3 Contents of PWM Data Register 3 Bit 3
5 PWMD3.2 Contents of PWM Data Register 3 Bit 2
4 PWMD3.1 Contents of PWM Data Register 3 Bit 1
3 PWMD3.0 Contents of PWM Data Register 3 Bit 0
2 NP3.2
1 NP3.1
Inserts Narrow Pulses in a 8-PWM-Cycle
Frame
The table below shows the number of PWM cycles
inserted in an 8-cycle frame vs the NPx value.
NP[2:0] Number of PWM cycles inserted
in an 8-cycle frame
000 0
001 1
010 2
011 3
100 4
101 5
110 6
111 7
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
38
Example of PWM Timing Diagram
MOV PWMD0 #83H ; PWMD04:0]=10h (=16T high, 16T low), NP02:0] = 3
MOV PWME, #08H ; Enable P1.3 as PWM output pin
FIGURE 23: PWM TIMING DIAGRAM
32T 32T32T32T32T32T 32T 32T
1T 1T 1T
16 16 16 16 16
1st Cycle
frame
2nd Cycle
frame
3rd Cycle
frame
4th Cycle
frame
5th Cycle
frame
6th Cycle
frame
7th Cycle
frame
8th Cycle
frame
(Narrow pulse inserted by NP0[2:0]=3)
PWM clock= 1/T= Fosc / 2^(PDIV+1)
The SPWM output cycle frame frequency = SPWM clock/32 = [Fosc/2^(PDIV+1)]/32
If Fosc = 20MHz, PDCK[1:0] of PWMC = #03H, then PWM clock = 20MHz/2^4 = 20MHz/16 = 1.25MHz. PWM output
cycle frame frequency = (20MHz/2^4)/32 = 39.1 kHz.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
39
Crystal consideration
The crystal connected to the VRS1100 oscillator input
should be of a parallel type, operating in fundamental
mode.
The following table shows the value of capacitors and
feedback resistor that must be used at different
operating frequencies.
Valid for VRS1100
XTAL 3MHz 6MHz 9MHz 12MHz
C1 30 pF 30 pF 30 pF 30 pF
C2 30 pF 30 pF 30 pF 30 pF
R open open open open
XTAL 16MHz 25MHz 33MHz 40MHz
C1 30 pF 15 pF 5 pF 2 pF
C2 30 pF 15 pF 5 pF 2 pF
R open 62KΩ 6.8KΩ 4.7KΩ
Note: Oscillator circuits may differ with different
crystals or ceramic resonators in higher oscillation
frequency.
Crystals or ceramic resonator characteristics vary from
one manufacturer to the other.
The user should check the specific crystal or ceramic
resonator technical literature available or contact the
manufacturer to select the appropriate values for the
external components.
VRS1100
XTAL1
XTAL2
XTAL
R
C1 C2
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
40
Operating Conditions
TABLE 44: OPERATING CONDITIONS
Symbol Description Min. Typ. Max. Unit Remarks
TA Operating temperature -40 25 +85 ºC Ambient temperature under bias
TS Storage temperature -55 25 155 ºC
VCC5 Supply voltage 4.5 5.0 5.5 V
Fosc 40 Oscillator Frequency 3.0 - 40 MHz For 5V application
DC Characteristics
TABLE 45: DC CHARACTERISTICS
Symbol Parameter Valid Min. Max. Unit Test Conditions
VIL1 Input Low Voltage P o r t 0 ,1,2,3,4,#EA -0.5 1.0 V VCC=5V
VIL2 Input Low Voltage RES, XTAL1 0 0.8 V VCC=5V
VIH1 Input High Voltage P o r t 0,1,2,3,4,#EA 2.0 VCC+0.5 V VCC=5V
VI H2 Input High Voltage RES, XTAL1 70% VCC VCC+0.5 V VCC=5V
VOL1 Output Low Voltage Port 0, ALE, #PSEN 0.45 V IOL=3.2mA
VOL2 Output Low Voltage P o r t 1,2,3,4 0.45 V IOL=1.6mA
2.4 V IOH=-800uA
VOH1 Output High Voltage Port 0 90%VCC V IOH=-80uA
2.4 V IOH=-60uA
VOH2 Output High Voltage Port
1,2,3,4,ALE,#PSEN 90% VCC V IOH=-10uA
IIL Logical 0 Input Current P o r t 1,2,3,4 -75 uA Vin=0.45V
ITL Logical Transition
Current Po r t 1,2,3,4 -650 uA Vin=2.OV
ILI Input Leakage Current P o r t 0, #EA +10 uA 0.45V<Vin<VCC
R RES
Reset Pull-down
Resistance RES 50 300 Kohm
C-10 Pin Capacitance 10 pF Fre=1 MHz, Ta=25°C
mA Active mode, 40MHz
mA Active mode 25MHz
20 mA Active mode 16MHz
mA Idle mode, 40MHz
mA Idle mode 25MHz
6.5 mA Idle mode, 16MHz
IC C Power Supply Current VDD
50 uA Power down mode
FIGURE 24: ICC ACTIVE MODE TEST CIRCUIT
VRS1100
(NC)
Clock Signal
XTAL2
XTAL1
VSS
RST
VCC
PO
EA
Vcc
Icc
8
Vcc
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
41
AC Characteristics
TABLE 46: AC CHARACTERISTICS
Fosc 16 Variable Fosc
Symbol Parameter
Valid
Cycle Min. Type Max. Min. Type Max. Unit
T LHLL ALE Pulse Width RD/WRT 115 2xT - 10 nS
T AVLL Address Valid to ALE Low RD/WRT 43 T - 20 nS
T LLAX Address Hold after ALE Low RD/WRT 53 T - 10 nS
T LLIV ALE Low to Valid Instruction In RD 240 4xT - 10 nS
T LLPL ALE Low to #PSEN low RD 53 T - 10 nS
T PLPH #PSEN Pulse Width RD 173 3xT - 15 nS
T PLIV #PSEN Low to Valid Instruction In RD 177 3xT -10 nS
T PXIX Instruction Hold after #PSEN RD 0 0 nS
T PXIZ Instruction Float after #PSEN RD 87 T + 25 nS
T AVI V Address to Valid Instruction In RD 292 5xT - 20 nS
T PLAZ #PSEN Low to Address Float RD 10 10 nS
T RLRH #RD Pulse Width RD 365 6xT - 10 nS
T WLWH #WR Pulse Width WRT 365 6xT - 10 nS
T RLDV #RD Low to Valid Data In RD 302 5xT - 10 nS
T RHDX Data Hold after #RD RD 0 0 nS
T RHDZ Data Float after #RD RD 145 2xT + 20 nS
T LLDV ALE Low to Valid Data In RD 590 8xT - 10 nS
T AVDV Address to Valid Data In RD 542 9xT - 20 nS
T LLYL ALE low to #WR High or #RD Low RD/WRT 178 197 3xT - 10 3xT + 10 nS
T AVYL Address Valid to #WR or #RD Low RD/WRT 230 4xT - 20 nS
T QVWH Data Valid to #WR High WRT 403 7xT - 35 nS
T QVWX Data Valid to #WR Transition WRT 38 T - 25 nS
T WHQX Data Hold after #WR WRT 73 T + 10 nS
T RLAZ #RD Low to Address Float RD 5 nS
T YALH #W R or #RD High to ALE High RD/WRT 53 72 T -10 T+10 nS
T CHCL Clock Fall Time nS
T CLCX Clock Low Time nS
T CLCH Clock Rise Time nS
T CHCX Clock High Time nS
T, T CLCL Clock Period 63 1/fosc nS
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
42
Data Memory Read Cycle Timing
The following timing diagram shows what occurs at each signal during a Data Memory Read Cycle.
FIGURE 25: DAT A MEMORY READ CYCLE TIMING
T12T1T2T3T4T5 T6 T7 T8 T9 T10 T11 T12 T1 T2 T3
OSC
ALE
#PSEN
#RD
PORT2
PORT0
ADDRESS A15-A8
INST in A7-A0 Float Data in Float
ADDRESS or
Float
7
8
12
5
3
34 6
Float
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
43
Program Memory Read Cycle Timing
The following timing diagram shows what occurs at each signal during a Program Memory Read Cycle.
FIGURE 26: PROGRAM MEMORY READ CYCLE
T12T1T2T3T4T5T6T7T8T9T10T11T12T1T2T3
OSC
ALE
#PSEN
#RD,#WR
PORT2
PORT0 Float A7-A0 Float Float Float FloatA7-A0INST in INST in
ADDRESS A15-A8 ADDRESS A15-A8
12
57
3
346 8
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
44
Data Memory Write Cycle Timing
The following timing diagram shows what occurs at each signal during a Data Memory Write Cycle.
FIGURE 27: DAT A MEMORY WRITE CYCLE TIMING
T12T1T2T3T4T5 T6 T7 T8 T9 T10 T11 T12 T1 T2 T3
OSC
ALE
#PSEN
#WR
PORT2
PORT0
ADDRESS A15-A8
INST in A7-A0 Data out
ADDRESS or
Float
1
5
Float
2
23
6
4
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
45
I/O Ports Timing
The following timing diagram shows what occurs during I/O Port Timing.
FIGURE 28: I/O PORTS TIMING
T7 T8 T9 T10 T11 T12 T1 T2 T3 T4 T5 T6 T7 T8
Sampled
Sampled
Sampled
Current Data Next Data
X1
Inputs P0,P1
Inputs P2,P3
Output by Mov
Px, Src
RxD at Serial
Port Shift
Clock Mode 0
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
46
Timing Requirement of the External Clock (VSS = 0v is assumed)
FIGURE 29: TIMING REQUIREMENT OF EXTERNAL CLOCK (VSS= 0.0V IS ASSUMED)
TCLCL
TCHCX
TCLCHTCHCL
TCLCX
70% Vdd
20% Vdd-0.1V
Vdd - 0.5V
0.45V
External Program Memory Read Cycle
The following timing diagram shows what occurs at each signal during an External Program Memory Read Cycle.
FIGURE 30: EXTERNAL PROGRAM MEMORY READ CYCLE
TPLPH
TPXIX
TPXIZ
Instruction IN A0-A7
A8-A15
P2.0-P2.7 or AB-A15 from DPH
A0-A7
TLLPL
TLHLL
TAVLL TLLAX
TPLAZ
TPLIV
TAVIV
#PSEN
ALE
PORT 0
PORT2
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
47
External Data Memory Read Cycle
The following timing diagram shows what occurs at each signal during an External Data Memory Read Cycle.
FIGURE 31: EXTERNAL DATA MEMORY READ CYCLE
TLLDV
TLLYL TRLRH
TRLAZ
A0-A7
From Ri or DPL
TAVLL TLLAX
TAVYL
TAVDV
P2.0-P2.7 or A8 -A15 from DPH A8-A15 from PCH
DATA IN
TRHDX
TRHDZ
A0-A7
From PCL
INSTRL
IN
TRLDV
TYHLH
#PSEN
ALE
#RD
PORT 0
PORT 2
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
48
External Data Memory Write Cycle
The following timing diagram shows what occurs at each signal during an External Data Memory Write Cycle.
FIGURE 32: EXTERNAL DATA MEMORY WRITE CYCLE
#PSEN
TWLWH
TLLYL
TLHLL
TAVLL
TLLAX
TQVWX
TQVWH
TWHQX
TYHLH
TAVYL
ALE
#WR
PORT 0
PORT 2
P2.0-P2.7 or A8-A15 from DPH
DATA OUT
A0-A7
From Ri or DPL
A8-A15 from PCH
A0-A7
From PCL
INSTRL
IN
.
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
49
Plastic Chip Carrier (PLCC)
VRS1100
D
HD
EHE
GD
e
C
b1 b
Note:
1. Dimensions D & E do not include interlead Flash.
2. Dimension B1 does not include dambar
protrusion/intrusion.
3. Controlling dimension: Inch
4. General appearance spec should be based on
final visual inspection spec.
GE
Y
A2 A1
A
L
TABLE 47: DIMENSIONS OF PLCC-44 CHIP CARRIER
Dimension in inch Dimension in mm
Symbol Minimal/Maximal Minimal/Maximal
A -/0.185 -/4.70
Al 0.020/- 0.51/
A2 0.145/0.155 3.68/3.94
bl 0.026/0.032 0.66/0.81
b 0.016/0.022 0.41/0.56
C 0.008/0.014 0.20/0.36
D 0.648/0.658 16.46/16.71
E 0.648/0.658 16.46/16.71
e 0.050 BSC 1.27 BSC
GD 0.590/0.630 14.99/16.00
GE 0.590/0.630 14.99/16.00
HD 0.680/0.700 17.27/17.78
HE 0.680/0.700 17.27/17.78
L 0.090/0.110 2.29/2.79
θ -/0.004 -/0.10
∆y / /
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
50
Plastic Quad Flat Package (QFP)
VRS1100
E2
E1
E
D2 D1 D
e
Seating Plane C
e1
Note:
1. Dimensions D1 and E1 do not include mold
protrusion.
2. Allowance protrusion is 0.25mm per side.
3. Dimensions D1 and E1 do not include mold
mismatch and are determined datum plane.
4. Dimension b does not include dambar
protrusion.
5. Allowance dambar protrusion shall be 0.08 mm
total in excess of the b dimension at maximum
material condition. Dambar cannot be located
on the lower radius of the lead foot.
L
C
L1
S
S
b
A
A1
A2
TABLE 48: DIMENSIONS OF QFP-44 CHIP CARRIER
Dimension in in. Dimension in mm
Symbol Minimal/Maximal Minimal/Maximal
A -/0.100 -/2.55
Al 0.006/0.014 0.15/0.35
A2 0.071 / 0.087 1.80/2.20
b 0.012/0.018 0.30/0.45
c 0.004 / 0.009 0.09/0.20
D 0.520 BSC 13.20 BSC
D1 0.394 BSC 10.00 BSC
D2 0.315 8.00
E 0.520 BSC 13.20 BSC
E1 0.394 BSC 10.00 BSC
E2 0.315 8.00
e 0.031 BSC 0.80 BSC
L 0.029 / 0.041 0.73/1.03
L1 0.063 1.60
R1 0.005/- 0.13/-
R2 0.005/0.012 0.13/0.30
S 0.008/- 0.20/-
0 0˚/7˚ as left
θ 1 0˚/ - as left
θ 2 10˚ REF as left
θ 3 7˚ REF as left
∆C 0.004 0.10
3
Gage Plane
0.25mm
R1
2
R2
VRS1100
VERSA
Datasheet Rev 1.1
1134 Ste Catherine Street West, Suite 900, Montreal, Quebec, Canada H3B 1H4 Tel: (514) 871-2447 http://www.goalsemi.com
51
Ordering Information
Device Number Structure
VRS abc -X Y Z FF
Operating Frequency
40: 40MHz oscillator frequency
Temperature Range
I: Industrial ( -40°C to +85°C )
Operating Voltage
A: 4.5V - 5.5V
Package Options
P: PLCC-44 pins D; DIP-40pins
Q: QFP-44 pins
Product Number
1100 - 64K Program + 64K Data Flash & 1K RAM
Device Family
VRS: VERSA MCU
VRS1100 Ordering Options (No ISPV2 Firmware programming)
Device Number Flash
Size
RAM Size Package Option Voltage Temperature Frequency
VRS1100-PAI40 64K 1K PLCC-44 4.5V to 5.5V -40°C to +85°C 40MHz
VRS1100-QAI40 64K 1K QFP-44 4.5V to 5.5V -40°C to +85°C 40MHz
VRS1100-DAI40 64K 1K DIP-40 4.5V to 5.5V -40°C to +85°C 40MHz
VRS1100 Ordering Options (With ISPV2 Firmware preprogrammed)
Device Number Flash
Size
RAM Size Package Option Voltage Temperature Frequency
VRS1100-PAI40-ISPV2 64K 1K PLCC-44 4.5V to 5.5V -40°C to +85°C 40MHz
VRS1100-QAI40-ISPV2 64K 1K QFP-44 4.5V to 5.5V -40°C to +85°C 40MHz
VRS1100-DAI40-ISPV2 64K 1K DIP-40 4.5V to 5.5V -40°C to +85°C 40MHz
Disclaimers
Right to make change - Goal Semiconductor reserves the right to make changes to its products - including circuitry, software and services - without
notice at any time. Customers should obtain the most current and relevant information before placing orders.
Use in applications - Goal Semiconductor assumes no responsibility or liability for the use of any of its products, and conveys no license or title
under any patent, copyright or mask work right to these products and makes no representations or warranties that these products are free from
patent, copyright or mask work right infringement unless otherwise specified. Customers are responsible for product design and applications using
Goal Semiconductor parts. Goal Semiconductor assumes no liability for applications assistance or customer product design.
Life support – Goal Semiconductor products are not designed for use in life support systems or devices. Goal Semiconductor customers using or
selling Goal products for use in such applications do so at their own risk and agree to fully indemnify Goal Semiconductor for any damages resulting
from such applications.
