Page <1> 11/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
Multilayer Ceramic Capacitor
General Purpose
Features:
••High capacitance in given case size
Applications:
For general digital circuit
For power supply bypass capacitors
For consumer electronics
For telecommunication
Part Number Explanation
External Dimensions
Size
Inch (mm) L (mm) W (mm) T (mm) /
Symbol Remark MB (mm)
0402 (1005) 1 ±0.05 0.5 ±0.05 0.5 ±0.05 N # 0.25 +0.05 / -0.1
0603 (1608)
1.6 ±0.1 0.8 ±0.1 0.8 ±0.07 S - 0.4 ±0.15
1.6 +0.15 / -0.1 0.8 +0.15 / -0.1 0.8 +0.15 / -0.1 X -
MC0402
Size
Inch (mm)
Dielectric Capacitance Tolerance Rated
Voltage
Termination Packaging
Style
N101 K 500 C T
Size : 0402 (1005) and 0603 (1608)
Dielectric : N = NP0 (C0G), B = X7R AND F = Y5V
Capacitance : Two significant digits followed by no. of zeros and R is in place of decimal point
eg.:
0R5 = 0.5 pF
1R0 = 1 pF
104 = 10 × 104 =100 nF
Tolerance : C = ±0.25 pF, D = ±0.5 pF, F = ±1%, J = ±5%, K = ±10%, M = ±20%, Z = -20 / +80%
Rated voltage : Two significant digits followed by no. of zeros. And R is in place of decimal point
100 = 10 VDC
160 = 16 VDC
250 = 25 VDC
500 = 50 V DC
101 = 100 VDC
Termination : C=Cu/Ni/Sn (for NP0, X7R, Y5V dielectric) L = Ag/Ni/Sn (for partial NP0 items)
Packaging Style : T = 7” reeled
* Partial NPO items are with Ag/Ni/Sn terminations, please ref to below product range of NPO dielectric for detail.
Multilayer Ceramic Capacitor
General Purpose
Page <2> 17/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
General Electrical Data
Dielectric NP0 X7R Y5V
Size 0402, 0603
Capacitance range* 0.5 pF to 0.039 uF 100 pF to 0.82 uF 10 nF to 0.68 uF
Capacitance tolerance**
Cap ≤5 pF: C (±0.25 pF)
5 pF < Cap < 10 pF: C (±0.25 pF), D
(±0.5 pF) Cap ≥10 pF: F (•}1%), G
(±2%), K (±10%)
K (±10%), M (±20%) Z (-20 / +80%)
Rated voltage (WVDC) 10 V, 16 V, 25 V, 50 V, 100 V 6.3 V, 10 V, 16 V, 25 V, 50 V, 100 V
Tan 8* Cap < 30 pF: Q ≥400 +20C
Cap ≥30 pF: Q ≥1,000 Note 1
Insulation resistance at Ur ≥10 GΩor R × C ≥500 Ω × F whichever is less
Operating temperature -55°C to +125°C -25°C to +85°C
Capacitance characteristic ±30 ppm ±15% +30 / -80%
Termination Ni / Sn (lead-free termination)
* Measured at the condition of 30 to 70% related humidity
NP0: Apply 1 ±0.2 Vrms, 1 MHz ±10% for Cap ≤1,000 pF and 1 ±0.2 Vrms, 1 kHz ±10% for Cap > 1,000 pF, 25°C at ambient
temperature
X7R: Apply 1 ±0.2 Vrms, 1 kHz ±10%, at 25°C ambient temperature
Y5V: Apply 1 ±0.2 Vrms, 1 kHz ±10%, at 20°C ambient temperature
** Preconditioning for Class II MLCC: Perform a heat treatment at 150 ±10°C for 1 hour, then leave in ambient condition for 24 ±2
hours before measurement
Note 1:
X7R
Rated Voltage D.F Exception of D.F.
≥50 V ≤2.5% ≤3% 0603 ≥0.047 µF; 0805 ≥0.18 µF, 1206 ≥0.47 µF
25 V ≤3.5%
≤7% 0603 ≥0.33 µF
≤10% 0402 ≥0.1 µF; 0603•≥0.47 µF
16 V
≤3.5% ≤5% 0402 ≥0.033 µF; 0603 ≥0.15 µF; 0805 ≥0.68 µF
≤5% ≤10% 0603 ≥0.68 µF
10 V ≤5% ≤10% 0402 ≥0.33 µF; 0603 ≥0.33 µF
6.3 V ≤10% --- ---
Multilayer Ceramic Capacitor
General Purpose
Page <3> 17/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
Note 1:
Y5V
Rated Voltage D.F Exception of D.F.
≥50 V ≤5% ≤7% 0603 ≥0.1 µF; 0805 ≥0.47 µF
25 V ≤5%
≤7% 0402 ≥0.047 µF; 0603 ≥0.1 µF; 0805 ≥0.33 µF
≤9% 0402 ≥0.68 µF; 0603 ≥0.47 µF
16 V (C < 1 µF) ≤7% ≤9% 0402 ≥0.68 µF; 0603 ≥0.68 µF
16 V (C ≥1 µF) ≤9% --- ---
10 V ≤12.5% --- ---
6.3 V ≤20% --- ---
Capacitance Range (NP0 Dielectric)
Dielectric NP0
Size 0402 0603
Rated Voltage (Vdc) 10 16 25 50 100 10 16 25 50 100
0.5 pF (0R5) N^ N^ N^ N^ N^ S S S S S
0.6 pF (0R6) N^ N^ N^ N^ N^ S S S S S
0.7 pF (0R7) N^ N^ N^ N^ N^ S S S S S
0.8 pF (0R8) N^ N^ N^ N^ N^ S S S S S
0.9 pF (0R9) N^ N^ N^ N^ N^ S S S S S
1 pF (1R0) N^ N^ N^ N^ N^ S S S S S
1.2 pF (1R2) N^ N^ N^ N^ N^ S S S S S
1.5 pF (1R5) N^ N^ N^ N^ N^ S S S S S
1.8 pF (1R8) N^ N^ N^ N^ N^ S S S S S
2.2 pF (2R2) N^ N^ N^ N^ N^ S S S S S
2.7 pF (2R7) N^ N^ N^ N^ N^ S S S S S
3.3 pF (3R3) N^ N^ N^ N^ N^ S S S S S
3.9 pF (3R9) N^ N^ N^ N^ N^ S S S S S
4.7 pF (4R7) N^ N^ N^ N^ N^ S S S S S
5.6 pF (5R6) N^ N^ N^ N^ N^ S S S S S
6.8 pF (6R8) N^ N^ N^ N^ N^ S S S S S
8.2 pF (8R2) N^ N^ N^ N^ N^ S S S S S
10 pF (100) N N N N N S S S S S
12 pF (120) N N N N N S S S S S
15 pF (150) N N N N N S S S S S
18 pF (180) N N N N N S S S S S
Capacitance
Multilayer Ceramic Capacitor
General Purpose
Page <4> 17/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
Dielectric NP0
Size 0402 0603
Rated Voltage (Vdc) 10 16 25 50 100 10 16 25 50 100
22 pF (220) N N N N N S S S S S
27 pF (270) N N N N N S S S S S
33 pF (330) N N N N N S S S S S
39 pF (390) N N N N N S S S S S
47 pF (470) N N N N N S S S S S
56 pF (560) N N N N N S S S S S
68 pF (680) N N N N N S S S S S
82 pF (820) N N N N N S S S S S
100 pF (101) N N N N N S S S S S
120 pF (121) N N N N N S S S S S
150 pF (151) N N N N N S S S S S
180 pF (181) N N N N N S S S S S
220 pF (221) N N N N N S S S S S
270 pF (271) N N N N S S S S S
330 pF (331) N N N N S S S S S
390 pF (391) N N N N S S S S S
470 pF (471) N N N N S S S S S
560 pF (561) SSSSS
680 pF (681) SSSSS
820 pF (821) SSSSS
1,000 pF (102) SSSSS
1,200 pF (122) XXXX
1,500 pF (152) XXXX
1,800 pF (182) XXXX
2,200 pF (222) XXXX
2,700 pF (272) XXXX
3,300 pF (332) XXXX
3,900 pF (392)
4,700 pF (472)
5,600 pF (562)
6,800 pF (682)
8,200 pF (822)
0.01uF (103)
0.012 uF (123)
Capacitance Range (NP0 Dielectric)
Capacitance
1. The letter in cell is expressed the symbol of product thickness
2. The letter in cell with “^” mark is expressed product with Ag / Ni / Sn terminations
Dielectric X7R
Size 0402 0603
Rated Voltage (Vdc) 10 16 25 50 10 16 25 50 100
100 pF (101) N N N N S S S S S
120 pF (121) N N N N S S S S S
150 pF (151) N N N N S S S S S
180 pF (181) N N N N S S S S S
220 pF (221) N N N N S S S S S
270 pF (271) N N N N S S S S S
330 pF (331) N N N N S S S S S
390 pF (391) N N N N S S S S S
470 pF (471) N N N N S S S S S
560 pF (561) N N N N S S S S S
680 pF (681) N N N N S S S S S
820 pF (821) N N N N S S S S S
1,000 pF (102) N N N N S S S S S
1,200 pF (122) N N N N S S S S S
1,500 pF (152) N N N N S S S S S
1,800 pF (182) N N N N S S S S S
2,200 pF (222) N N N N S S S S S
2,700 pF (272) N N N N S S S S S
3,300 pF (332) N N N N S S S S S
3,900 pF (392) N N N N S S S S S
4,700 pF (472) N N N N S S S S S
5,600 pF (562) N N N N S S S S S
6,800 pF (682) N N N N S S S S S
8,200 pF (822) N N N N S S S S S
0.01 µF (103) N N N N S S S S S
0.012 µF (123) N N N S S S S
0.015 µF (153) N N N S S S S
0.018 µF (183) N N N S S S S
0.022 µF (223) N N N S S S S
0.027 µF (273) N N S S S S
0.033 µF (333) N N S S S X
0.039 µF (393) N N S S S X
0.047 µF (473) N N S S S X
0.056 µF (563) N N S S S X
Multilayer Ceramic Capacitor
General Purpose
Page <5> 17/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
Capacitance Range (X7R Dielectric)
Capacitance
Dielectric Y5V
Size 0402 0603
Rated Voltage (Vdc) 6.3 10 16 25 50 6.3 10 16 25 50
0.010µF (103) N N N N S S S S
0.015µF (153) N N N N S S S S
0.022µF (223) N N N N S S S S
0.033µF (333) N N N N S S S S
0.047µF (473) N N N S S S S
0.068µF (683) N N N S S S S
0.10µF (104) N N N S S S S
0.15µF (154) N S S S S
0.22µF (224) N N S S S S S
0.33µF (334) N N S S S
0.47µF (474) N N S S
0.68µF (684) N N S X
Multilayer Ceramic Capacitor
General Purpose
Page <6> 17/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
Dielectric X7R
Size 0402 0603
Rated Voltage (Vdc) 10 16 25 50 10 16 25 50 100
0.068 µF (683) N N S S S X
0.082 µF (823) N N S S S X
0.10 µF (104) N N S S S X
0.12 µF (124) S S X
0.15 µF (154) S S X
0.18 µF (184) S S X
0.22 µF (224) S S X
0.27 µF (274) X X X
0.33 µF (334) X X X
0.39 µF (394) X X X
0.47 µF (474) X X X
0.56 µF (564)
0.68 µF (684)
0.82 µF (824)
Capacitance Range (X7R Dielectric)
Capacitance Range (Y5V Dielectric)
Capacitance
Capacitance
1. The letter in cell is expressed the symbol of product thickness
Multilayer Ceramic Capacitor
General Purpose
Page <7> 17/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
Packaging Style and Quantity
Reliability Test Conditions and Requirements
Size Thickness (mm) / Symbol Paper tape
7” reel
0402 (1005) 0.5 ±0.05 N10 k
0603 (1608)
0.8 ±0.07 S4 k
0.8 +0.15 / -0.1 X4 k
No. Item Test Condition Requirements
1.
Visual
and
Mechanical
--- * No remarkable defect.
* Dimensions to conform to individual specification sheet
2. Capacitance
Class I:NPO
* Shall not exceed the limits given in the detailed specification
Cap ≤1,000 pF 1±0.2
Vrms, 1 MHz ±10%
3
Q/ D.F.
(Dissipation
Factor)
Cap ≥1,000 pF 1 ±0.2
Vrms, 1 KHz ±10%
Class II: X7R, Y5V
Cap ≤10 µF, 1 ±0.2
Vrms, 1 kHz ±10%
Cap > 10 µF, 0.5 ±0.2
Vrms, 120 Hz
±20%
NPO: Cap ≥30 pF, Q ≥1,000; Cap < 30 pF, Q ≥400 +20C
X7R
Y57
Rated
Voltage D.F Exception of D.F.
≥50 V ≤2.5% ≤3% 0603 ≥0.047 µF; 0805 ≥0.18 µF, 1206
≥0.47 µF
25 V ≤3.5% ≤7% 0603 ≥0.33 µF
≤10% 0402•≥0.1 µF; 0603•≥0.47 µF
16 V ≤3.5% ≤5% 0402 ≥0.033 µF; 0603 ≥0.15 µF; 0805
≥0.68 µF
≤5% ≤10% 0603 ≥0.68 µF
10 V ≤5% ≤10% 0402 ≥0.33 µF; 0603 ≥0.33 µF
6.3 V ≤10% --- ---
Rated
Voltage D.F Exception of D.F.
≥50 V ≤5% ≤7% 0603•≥0.1 µF; 0805•≥0.47 µF
25 V ≤5% ≤7% 0402 ≥0.047 µF; 0603 ≥0.1 µF;
0805 ≥0.33 µF
≤9% 0402•≥0.68 µF; 0603•≥0.47 µF
16 V (C < 1
µF) ≤7% ≤9% 0402•≥0.68 µF; 0603 ≥0.68 µF
16 V (C ≥1
µF) ≤9% --- ---
10 V ≤12.5% --- ---
6.3 V ≤20% --- ---
Multilayer Ceramic Capacitor
General Purpose
Page <8> 17/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
No. Item Test Condition Requirements
4. Dielectric
Strength
* To apply voltage (≤100 V)
250%.
* Duration: 1 to 5 s
* Charge and discharge current
less than 50 mA
* No evidence of damage or flash over during test
5. Insulation
Resistance
To apply rated voltage for
maximum 120 s ≥10 GΩor R × C ≥500 ΩF whichever is smaller
6. Temperature
Coefficient
With no electrical load
7.
Adhesive
Strength of
Termination
* Pressurizing force : 5 N (≤
0603) and 10 N (>0603)
* Test time: 10 ±1 s
* No remarkable damage or removal of the terminations
8. Vibration
Resistance
* Vibration frequency: 10 to 55
Hz / minimum
* Total amplitude: 1.5 mm
* Test time: 6 hours (Two hours
each in three mutually
perpendicular directions)
* No remarkable damage
* Cap change and Q/D.F.: To meet initial specification
9. Solderability * Solder temperature: 235 ±5°C
* Dipping time: 2 ±0.5 s 95% minimum coverage of all metalized area
10. Bending Test
* The middle part of substrate
shall be pressurized by means
of the pressurizing rod at a rate
of about 1 mm per second until
the deflection becomes 1 mm
and then the pressure shall be
maintained for 5 ±1 s
* Measurement to be made after
keeping at room temperature for
24 ±2 hours
* No remarkable damage.
Cap change:
NPO: within ±5% or ±05 pF whichever is larger X7R, X5R: within
±12.5%
Y5V: within ±30%
(This capacitance change means the change of capacitance under
specified flexure of substrate from the capacitance measured
before the test)
11.
Resistance to
Soldering
Heat
* Solder temperature: 270 ±5°C
* Dipping time: 10 ±1 s
* Preheating: 120 to 150°C for 1
minute before immerse the
capacitor in a eutectic solder
* Before initial measurement
(Class II only):
Perform 150 +0 / -10°C for 1
hour and then set for 48 ±4
hours at room temperature
* Measurement to be made after
keeping at room temperature for
48 ±4 hours
* No remarkable damage.
Cap change:
NPO: within ±2.5% or ±0.25 pF whichever is larger
X7R: within ±7.5%
Y5V: within ±20%
* Q/D.F., I.R. and dielectric strength: To meet initial requirements
* 25% maximum leaching on each edge
Reliability Test Conditions and Requirements
T.C. Operating Temperature
NPO -55°C to 125°C at 5°C
X7R -55°C to 125°C at 25°C
Y5V -25°C to 85°C at 20°C
T.C. Capacitance Change
NPO Within ±30 ppm/°C
X7R Within ±15%
Y5V Within +30% / -80%
Multilayer Ceramic Capacitor
General Purpose
Page <9> 17/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
Reliability Test Conditions and Requirements
No. Item Test Condition Requirements
12. Temperature
Cycle
* Conduct the five cycles according to
the temperatures and time.
* Before initial measurement (Class II
only): Perform 150 +0 / -10°C for 1
hour and then set for 48 ±4 hrs at room
temperature
* Measurement to be made after
keeping at room temperature for 48 ±4
hours
* No remarkable damage.
Cap change:
NPO: within ±2.5% or ±0.25 pF whichever is larger
X7R, X5R: within ±7.5%
Y5V: within ±20%
* Q/D.F., I.R. and dielectric strength: To meet initial
requirements
13.
Humidity
(Damp Heat)
Steady State
* Test temperature: 40 ±2°C
* Humidity: 90 to 95% RH
* Test time: 500 +24 / -0 hours
* Measurement to be made after
keeping at room temperature for 48
±4 hours
* No remarkable damage.
Cap change:
NPO: within ±2.5% or ±0.25 pF whichever is larger
X7R: ≥10 V, within ±12.5%; 6.3 V, within ±25%
Y5V: ≥10 V, within ±30%; 6.3 V, within +30 / -40%
Q/D.F. value:
NPO: More than 30 pF Q ≥350, 10 pF ≤C ≤30pF, Q ≥
275+2.5C
Less than 10 pF Q ≥200+10C
X7R
Step Temperature (°C) Time
(minimum)
1Minimum operating
temperature +0 / -3 30 ±3
2Room temperature 2 to 3
3Maximum operating
temperature +3 / -0 30 ±3
4Room temperature 2 to 3
Rated
Voltage D.F Exception of D.F.
≥50 V ≤3% ≤6% 0603 ≥0.047 µF; 0805
≥0.18 µF
25 V ≤5%
≤14% 0603 ≥0.33 µF
≤15% 0402•≥0.1 µF;
0603•≥0.47 µF
16 V ≤5%
≤10% 0402 ≥0.033 µF; 0603
≥0.15 µF
≤15% 0603 ≥0.68 µF
10 V ≤7.5% ≤15% 0402 ≥0.33 µF; 0603 ≥0.33
µF
6.3 V ≤10% --- ---
No. Item Test Condition Requirements
13.
Humidity
(Damp Heat)
Steady State
* Test temperature: 40 ±2°C
* Humidity: 90 to 95% RH
* Test time: 500 +24 / -0 hours
* Measurement to be made after
keeping at room temperature for 48
±4 hours
Y5V
I.R.: ≥10 V, ≥1 GΩor R × C ≥50 Ω-F whichever is smaller
6.3 V, R × C ≥10 Ω-F
14.
Humidity
(Damp
Heat) Load
* Test temperature: 40 ±2°C
* Humidity: 90 to 95% RH
* Test time: 500 +24 / -0 hours
* To apply voltage: rated voltage
* Measurement to be made after
keeping at room
temperature for 48 ±4 hours
* No remarkable damage.
Cap change:
NPO: ±7.5% or ±0.75 pF whichever is larger
X7R: ≥10 V, within ±12.5%; 6.3 V, within ±25%
Y5V: ≥10 V, within ±30%; 6.3 V, within +30 / -40%
Q/D.F. value:
NPO: C ≥30 pF, Q ≥200; C <30 pF, Q ≥100+10 / 3C
Multilayer Ceramic Capacitor
General Purpose
Page <10> 17/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
Rated
Voltage D.F Exception of D.F.
≥50 V ≤7.5% ≤10% 0603•≥0.1 µF; 0805•≥0.47
µF
25 V ≤7.5%
≤10% 0402 ≥0.047 µF; 0603 ≥0.1
µF;
≤15% 0402•≥0.68 µF; 0603•≥0.47
µF
16 V (C <
1 µF) ≤10% ≤12.5% 0402•≥0.68 µF; 0603•≥0.68
µF
10 V ≤20% --- ---
6.3 V ≤30% --- ---
Reliability Test Conditions and Requirements
Rated
Voltage D.F Exception of D.F.
≥50 V ≤3% ≤6% 0603 ≥0.047 µF; 0805
≥0.18 µF; 1206 ≥0.47 µF
25 V ≤5%
≤14% 0603 ≥0.33 µF
≤15% 0402•≥0.1 µF;
0603•≥0.47 µF
16 V ≤5%
≤10% 0402 ≥0.033 µF; 0603
≥0.15 µF; 0805 ≥0.68 µF
≤15% 0603 ≥0.68 µF
10 V ≤7.5% ≤15% 0402 ≥0.56 µF; 0603 ≥0.33
µF
6.3 V ≤10% --- ---
Multilayer Ceramic Capacitor
General Purpose
Page <11> 17/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
Reliability Test Conditions and Requirements
No. Item Test Condition Requirements
14.
Humidity
(Damp
Heat) Load
* Test temperature: 40 ±2°C
* Humidity: 90 to 95% RH
* Test time: 500 +24 / -0 hours
* To apply voltage: rated voltage
* Measurement to be made after
keeping at room
temperature for 48 ±4 hours
Y5V
I.R.: ≥10 V, ≥500 MΩor R × C ≥25 Ω-F whichever is
smaller 6.3 V, R × C ≥5 Ω-F
15.
High
Temperature
Load
(Endurance)
* Test temperature:
NPO, X7R: 125 ±3°C
Y5V: 85 ±3°C
* To apply voltage: 200% of rated
voltage
* Test time: 1,000 +24 / -0 hours
* Measurement to be made after
keeping at temperature for 48 ±4 hours
* No remarkable damage.
Cap change:
NPO: ±3% or ±0.3 pF whichever is larger
X7R: ≥10 V, within ±12.5%; 6.3 V, within ±25%
Y5V: ≥10 V, within ±30%; 6.3 V, within +30 / -40%
Q/D.F. value:
NPO: More than 30 pF, Q ≥350
10 pF ≤C < 30 pF, Q ≥275 +2.5C
Less than 10 pF, Q ≥200 +10C
X7R:
Rated
Voltage D.F Exception of D.F.
≥50 V ≤7.5% --- ---
25 V ≤7.5%
≤10% 0402 ≥0.047 µF; 0603 ≥0.1
µF;
≤15% 0402•≥0.68 µF; 0603•≥0.47
µF
16 V (C <
1 µF) ≤10% ≤12.5% 0402•≥0.68 µF; 0603•≥0.68
µF
10 V ≤20% --- ---
6.3 V ≤30% --- ---
Rated
Voltage D.F Exception of D.F.
≥50 V ≤3% ≤6% 0603 ≥0.047 µF
25 V ≤5%
≤14% 0603 ≥0.33 µF
≤15% 0402•≥0.1 µF;
0603•≥0.47 µF
16 V ≤5%
≤10% 0402 ≥0.033 µF; 0603
≥0.15 µF
≤15% 0603 ≥0.68 µF
10 V ≤7.5% ≤15% 0603 ≥0.33 µF
6.3 V ≤10% --- ---
Multilayer Ceramic Capacitor
General Purpose
Page <12> 17/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
Reliability Test Conditions and Requirements
Tape & Reel Dimensions
No. Item Test Condition Requirements
15.
High
Temperature
Load
(Endurance)
* Test temperature:
NPO, X7R: 125 ±3°C
Y5V: 85 ±3°C
* To apply voltage: 200% of rated
voltage
* Test time: 1,000 +24 / -0 hours
* Measurement to be made after
keeping at temperature for 48 ±4 hours
Y5V:
I.R.: ≥10 V, ≥1 GΩor R × C ≥50 Ω-F whichever is smaller
6.3 V, R × C ≥10 Ω-F
Rated
Voltage D.F Exception of D.F.
≥50 V ≤7.5
%≤10% 0603 ≥0.1 µF
25 V ≤7.5
%
≤10% 0402 ≥0.047 µF; 0603 ≥0.1
µF;
≤12.5
%
0402•≥0.68 µF;
0603•≥0.47 µF
16 V (C
< 1 µF) ≤10% ≤12.5
%
0402•≥0.68 µF;
0603•≥0.68 µF
10 V ≤20% --- ---
6.3 V ≤30% --- ---
Fig. 2 The dimensions of paper tape
Fig. 3 The dimensions of plastic tape
Multilayer Ceramic Capacitor
General Purpose
Page <13> 17/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
Size 0402 0603
Thickness N S, X
A0 0.62 ±0.05 1.02 ±0.05
B0 1.12 ±0.05 1.8 ±0.05
T0.60 ±0.05 0.95 ±0.05
K0 - -
W8 ±0.1 8 ±0.1
P0 4 ±0.1 4 ±0.1
10 × P0 40 ±0.1 40 ±0.1
P1 2 ±0.05 4 ±0.1
P2 2 ±0.05 2 ±0.05
D0 1.55 ±0.05 1.55 ±0.05
D1 - -
E1.75 ±0.05 1.75 ±0.05
F3.5 ±0.05 3.5 ±0.05
Fig. 4 The dimensions of reel
Fig. 5 The construction of MLCC
Size 0402 and 0603
Reel size 7"
C13 +0.5 / -0.2
W1 8.4 +1.5 / -0
A178 ±0.1
N60 +1 / -0
No. Name NP0* NPO, X7R, Y5V
1Ceramic Material BaTiO3 based
2Inner Electrode AgPd alloy Ni
3
Termination
Inner Layer Ag Cu
4Middle Layer Ni
5Outer Layer Sn
Constructions
Partial NPO items are with Ag / Ni / Sn terminations, please ref to product range of NPO dielectric for detail
Multilayer Ceramic Capacitor
General Purpose
Page <14> 17/02/12 V1.1
www.element14.com
www.farnell.com
www.newark.com
Storage and Handling Conditions
(1) To store products at 5 to 40°C ambient temperature and 20 to 70%. related humidity conditions
(2) The product is recommended to be used within one year after shipment. Check solderability in case of shelf life extension is
needed.
Cautions:
a. Don.t store products in a corrosive environment such as sulfide, chloride gas, or acid. It may cause oxidization of electrode, which
easily be resulted in poor soldering
b. To store products on the shelf and avoid exposure to moisture
c. Don.t expose products to excessive shock, vibration, direct sunlight and so on
Recommended Soldering Conditions
The lead-free termination MLCCs are not only to be used on SMT against lead-free solder paste, but also suitable against lead
containing solder paste. If the optimized solder joint is requested, increasing soldering time, temperature and concentration of N2
within oven are recommended
Fig. 7 Recommended wave soldering profile
for SMT process with SnAgCu series solder
Fig. 6 Recommended IR reflow soldering profile
for SMT process with SnAgCu series solder paste
Part Number Table
Description Part Number
Multilayer Ceramic Capacitor MC0402N101K500CT
Important Notice : This data sheet and its contents (the "Information") belong to the members of the Premier Farnell group of companies (the "Group") or are licensed to it. No licence is granted for the use of
it other than for information purposes in connection with the products to which it relates. No licence of any intellectual property rights is granted. The Information is subject to change without notice and replaces
all data sheets previously supplied. The Information supplied is believed to be accurate but the Group assumes no responsibility for its accuracy or completeness, any error in or omission from it or for any use
made of it. Users of this data sheet should check for themselves the Information and the suitability of the products for their purpose and not make any assumptions based on information included or omitted.
Liability for loss or damage resulting from any reliance on the Information or use of it (including liability resulting from negligence or where the Group was aware of the possibility of such loss or damage arising)
is excluded. This will not operate to limit or restrict the Group's liability for death or personal injury resulting from its negligence. Multicomp is the registered trademark of the Group. © Premier Farnell plc 2012.
