74LVC1G53 2-channel analog multiplexer/demultiplexer Rev. 10 -- 7 December 2016 Product data sheet 1. General description The 74LVC1G53 is a low-power, low-voltage, high-speed, Si-gate CMOS device. The 74LVC1G53 provides one analog multiplexer/demultiplexer with a digital select input (S), two independent inputs/outputs (Y0 and Y1), a common input/output (Z) and an active LOW enable input (E). When pin E is HIGH, the switch is turned off. Schmitt trigger action at the select and enable inputs makes the circuit tolerant of slower input rise and fall times across the entire VCC range from 1.65 V to 5.5 V. 2. Features and benefits Wide supply voltage range from 1.65 V to 5.5 V Very low ON resistance: 7.5 (typical) at VCC = 2.7 V 6.5 (typical) at VCC = 3.3 V 6 (typical) at VCC = 5 V Switch current capability of 32 mA High noise immunity CMOS low power consumption TTL interface compatibility at 3.3 V Latch-up performance meets requirements of JESD 78 Class I ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V CDM JESD22-C101E exceeds 1000 V Control inputs accept voltages up to 5 V Multiple package options Specified from 40 C to +85 C and from 40 C to +125 C 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version 74LVC1G53DP 40 C to +125 C TSSOP8 plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2 74LVC1G53DC 40 C to +125 C VSSOP8 plastic very thin shrink small outline package; 8 leads; body width 2.3 mm SOT765-1 74LVC1G53GT 40 C to +125 C XSON8 plastic extremely thin small outline package; no leads; 8 terminals; body 1 1.95 0.5 mm SOT833-1 74LVC1G53GF 40 C to +125 C XSON8 extremely thin small outline package; no leads; 8 terminals; body 1.35 1 0.5 mm SOT1089 74LVC1G53GD 40 C to +125 C XSON8 plastic extremely thin small outline package; no leads; 8 terminals; body 3 2 0.5 mm SOT996-2 74LVC1G53GM 40 C to +125 C XQFN8 plastic, extremely thin quad flat package; no leads; 8 terminals; body 1.6 1.6 0.5 mm SOT902-2 74LVC1G53GN 40 C to +125 C XSON8 extremely thin small outline package; no leads; 8 terminals; body 1.2 1.0 0.35 mm SOT1116 74LVC1G53GS 40 C to +125 C XSON8 extremely thin small outline package; no leads; 8 terminals; body 1.35 1.0 0.35 mm SOT1203 4. Marking Table 2. Marking codes Type number Marking code[1] 74LVC1G53DC V53 74LVC1G53DP V53 74LVC1G53GT V53 74LVC1G53GF V3 74LVC1G53GD V53 74LVC1G53GM V53 74LVC1G53GN V3 74LVC1G53GS V3 [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram < 6 < = ( DDK Fig 1. Logic symbol 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 2 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer < 6 = < ( Fig 2. DDG Logic diagram 6. Pinning information 6.1 Pinning /9&* = 9&& ( < *1' < *1' 6 /9&* = 9&& ( < *1' < *1' 6 DDG 7UDQVSDUHQWWRSYLHZ DDG Fig 3. Pin configuration SOT505-2 and SOT765-1 74LVC1G53 Product data sheet Fig 4. Pin configuration SOT833-1, SOT1089, SOT1116 and SOT1203 All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 3 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer /9&* 9&& ( < *1' < *1' 6 < 6 = ( *1' = < *1' /9&* 9&& WHUPLQDO LQGH[DUHD DDL 7UDQVSDUHQWWRSYLHZ 7UDQVSDUHQWWRSYLHZ Fig 5. DDJ Pin configuration SOT996-2 Fig 6. Pin configuration SOT902-2 6.2 Pin description Table 3. Symbol Z Pin description Pin Description SOT505-2, SOT765-1, SOT833-1, SOT1089, SOT996-2, SOT1116 and SOT1203 SOT902-2 1 7 common output or input E 2 6 enable input (active LOW) GND 3 5 ground (0 V) GND 4 4 ground (0 V) S 5 3 select input Y1 6 2 independent input or output Y0 7 1 independent input or output VCC 8 8 supply voltage 7. Functional description Table 4. Function table[1] Input Channel on S E L L Y0 to Z or Z to Y0 H L Y1 to Z or Z to Y1 X H Z (switch off) [1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state. 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 4 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer 8. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter VCC supply voltage Conditions [1] VI input voltage IIK input clamping current VI < 0.5 V or VI > VCC + 0.5 V ISK switch clamping current VI < 0.5 V or VI > VCC + 0.5 V [2] Min Max Unit 0.5 +6.5 V 0.5 +6.5 50 - mA - 50 mA 0.5 VCC + 0.5 V VSW switch voltage enable and disable mode ISW switch current VSW > 0.5 V or VSW < VCC + 0.5 V - 50 mA ICC supply current - 100 mA IGND ground current 100 - mA Tstg storage temperature 65 +150 C - 250 mW total power dissipation Ptot Tamb = 40 C to +125 C [3] [1] The minimum input voltage rating may be exceeded if the input current rating is observed. [2] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed. [3] V For TSSOP8 packages: above 55 C the value of Ptot derates linearly with 2.5 mW/K. For VSSOP8 packages: above 110 C the value of Ptot derates linearly with 8.0 mW/K. For XSON8 and XQFN8 packages: above 118 C the value of Ptot derates linearly with 7.8 mW/K. 9. Recommended operating conditions Table 6. Operating conditions Symbol Parameter VCC supply voltage VI input voltage VSW Conditions switch voltage Tamb ambient temperature t/V input transition rise and fall rate Min Max Unit 1.65 5.5 V 0 5.5 V 0 VCC V enable and disable mode [1] 40 +125 VCC = 1.65 V to 2.7 V [2] - 20 ns/V VCC = 2.7 V to 5.5 V [2] - 10 ns/V C [1] To avoid sinking GND current from terminal Z when switch current flows in terminal Yn, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no GND current will flow from terminal Yn. In this case, there is no limit for the voltage drop across the switch. [2] Applies to control signal levels. 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 5 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer 10. Static characteristics Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground 0 V). Symbol Parameter HIGH-level input voltage VIH Tamb = 40 C to +85 C Conditions LOW-level input voltage Min Max Min Max 0.65 VCC - - 0.65 VCC - V VCC = 2.3 V to 2.7 V 1.7 - - 1.7 - V VCC = 3 V to 3.6 V 2.0 - - 2.0 - V 0.7 VCC - - 0.7 VCC - V VCC = 1.65 V to 1.95 V VCC = 4.5 V to 5.5 V VIL Tamb = 40 C to +125 C Unit Typ[1] VCC = 1.65 V to 1.95 V - - 0.35 VCC - 0.35 VCC V VCC = 2.3 V to 2.7 V - - 0.7 - 0.7 V VCC = 3 V to 3.6 V - - 0.8 - 0.8 V VCC = 4.5 V to 5.5 V - - 0.3 VCC - 0.3 VCC V - 0.1 1 - 1 A II input leakage current pin S and pin E; VI = 5.5 V or GND; VCC = 0 V to 5.5 V [2] IS(OFF) OFF-state leakage current VCC = 5.5 V; see Figure 7 [2] - 0.1 0.2 - 0.5 A IS(ON) ON-state leakage current VCC = 5.5 V; see Figure 8 [2] - 0.1 1 - 2 A ICC supply current VI = 5.5 V or GND; VSW = GND or VCC; VCC = 1.65 V to 5.5 V [2] - 0.1 4 - 4 A ICC additional pin S and pin E; supply current VI = VCC 0.6 V; VSW = GND or VCC; VCC = 5.5 V [2] - 5 500 - 500 A CI input capacitance - 2.5 - - - pF CS(OFF) OFF-state capacitance - 6.0 - - - pF CS(ON) ON-state capacitance - 18 - - - pF [1] Typical values are measured at Tamb = 25 C. [2] These typical values are measured at VCC = 3.3 V. 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 6 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer 10.1 Test circuits 9&& 6 9,/RU9,+ < = < VZLWFK VZLWFK 6 ( 9,/ 9,+ 9,+ 9,+ ,6 ( *1' 9,+ 9, 92 DDG VI = VCC or GND; VO = GND or VCC. Fig 7. Test circuit for measuring OFF-state leakage current 9&& 6 9,/RU9,+ ,6 = < < VZLWFK 6 ( 9,/ 9,/ 9,+ 9,/ VZLWFK ( *1' 9,/ 9, 92 DDG VI = VCC or GND and VO = open circuit. Fig 8. Test circuit for measuring ON-state leakage current 10.2 ON resistance Table 8. ON resistance At recommended operating conditions; voltages are referenced to GND (ground 0 V); for graphs see Figure 10 to Figure 15. Symbol RON(peak) Parameter ON resistance (peak) 74LVC1G53 Product data sheet 40 C to +85 C Conditions 40 C to +125 C Unit Min Typ[1] Max Min Max ISW = 4 mA; VCC = 1.65 V to 1.95 V - 34.0 130 - 195 ISW = 8 mA; VCC = 2.3 V to 2.7 V - 12.0 30 - 45 ISW = 12 mA; VCC = 2.7 V - 10.4 25 - 38 VI = GND to VCC; see Figure 9 ISW = 24 mA; VCC = 3 V to 3.6 V - 7.8 20 - 30 ISW = 32 mA; VCC = 4.5 V to 5.5 V - 6.2 15 - 23 All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 7 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer Table 8. ON resistance ...continued At recommended operating conditions; voltages are referenced to GND (ground 0 V); for graphs see Figure 10 to Figure 15. Symbol RON(rail) Parameter 40 C to +85 C Conditions ON resistance (rail) 40 C to +125 C Unit Min Typ[1] Max Min Max ISW = 4 mA; VCC = 1.65 V to 1.95 V - 8.2 18 - 27 ISW = 8 mA; VCC = 2.3 V to 2.7 V - 7.1 16 - 24 ISW = 12 mA; VCC = 2.7 V - 6.9 14 - 21 VI = GND; see Figure 9 ISW = 24 mA; VCC = 3 V to 3.6 V - 6.5 12 - 18 ISW = 32 mA; VCC = 4.5 V to 5.5 V - 5.8 10 - 15 ISW = 4 mA; VCC = 1.65 V to 1.95 V - 10.4 30 - 45 ISW = 8 mA; VCC = 2.3 V to 2.7 V - 7.6 20 - 30 ISW = 12 mA; VCC = 2.7 V - 7.0 18 - 27 ISW = 24 mA; VCC = 3 V to 3.6 V - 6.1 15 - 23 - 4.9 10 - 15 ISW = 4 mA; VCC = 1.65 V to 1.95 V - 26.0 - - - VI = VCC; see Figure 9 ISW = 32 mA; VCC = 4.5 V to 5.5 V RON(flat) ON resistance (flatness) [2] VI = GND to VCC ISW = 8 mA; VCC = 2.3 V to 2.7 V - 5.0 - - - ISW = 12 mA; VCC = 2.7 V - 3.5 - - - ISW = 24 mA; VCC = 3 V to 3.6 V - 2.0 - - - ISW = 32 mA; VCC = 4.5 V to 5.5 V - 1.5 - - - [1] Typical values are measured at Tamb = 25 C and nominal VCC. [2] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical VCC and temperature. 10.3 ON resistance test circuit and graphs 96: 9&& 9,/RU9,+ 6 < = < VZLWFK 6 ( 9,/ 9,/ 9,+ 9,/ VZLWFK ( *1' 9,/ ,6: 9, DDG RON = VSW / ISW. Fig 9. Test circuit for measuring ON resistance 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 8 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer PQD 521 9, 9 (1) VCC = 1.8 V. (2) VCC = 2.5 V. (3) VCC = 2.7 V. (4) VCC = 3.3 V. (5) VCC = 5.0 V. Fig 10. Typical ON resistance as a function of input voltage; Tamb = 25 C DDD 521 DDD 521 9, 9 (1) Tamb = 125 C. (1) Tamb = 125 C. (2) Tamb = 85 C. (2) Tamb = 85 C. (3) Tamb = 25 C. (3) Tamb = 25 C. (4) Tamb = 40 C. (4) Tamb = 40 C. Fig 11. ON resistance as a function of input voltage; VCC = 1.8 V 74LVC1G53 Product data sheet 9, 9 Fig 12. ON resistance as a function of input voltage; VCC = 2.5 V All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 9 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer DDD DDD 521 521 9, 9 9, 9 (1) Tamb = 125 C. (1) Tamb = 125 C. (2) Tamb = 85 C. (2) Tamb = 85 C. (3) Tamb = 25 C. (3) Tamb = 25 C. (4) Tamb = 40 C. (4) Tamb = 40 C. Fig 13. ON resistance as a function of input voltage; VCC = 2.7 V Fig 14. ON resistance as a function of input voltage; VCC = 3.3 V DDD 521 9, 9 (1) Tamb = 125 C. (2) Tamb = 85 C. (3) Tamb = 25 C. (4) Tamb = 40 C. Fig 15. ON resistance as a function of input voltage; VCC = 5.0 V 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 10 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer 11. Dynamic characteristics Table 9. Dynamic characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for load circuit see Figure 18. Symbol Parameter 40 C to +85 C Conditions Min Max Min Max VCC = 1.65 V to 1.95 V - - 2 - 2.5 ns VCC = 2.3 V to 2.7 V - - 1.2 - 1.5 ns VCC = 2.7 V - - 1.0 - 1.25 ns VCC = 3.0 V to 3.6 V - - 0.8 - 1.0 ns VCC = 4.5 V to 5.5 V - - 0.6 - 0.8 ns VCC = 1.65 V to 1.95 V 2.6 6.7 10.3 2.6 12.9 ns VCC = 2.3 V to 2.7 V 1.9 4.1 6.4 1.9 8.0 ns VCC = 2.7 V 1.9 4.0 5.5 1.8 7.0 ns VCC = 3.0 V to 3.6 V 1.8 3.4 5.0 1.8 6.3 ns 1.3 2.6 3.8 1.3 4.8 ns VCC = 1.65 V to 1.95 V 1.9 4.0 7.3 1.9 9.2 ns VCC = 2.3 V to 2.7 V 1.4 2.5 4.4 1.4 5.5 ns VCC = 2.7 V 1.1 2.6 3.9 1.1 4.9 ns VCC = 3.0 V to 3.6 V 1.2 2.2 3.8 1.2 4.8 ns VCC = 4.5 V to 5.5 V 1.0 1.7 2.6 1.0 3.3 ns VCC = 1.65 V to 1.95 V 2.1 6.8 10.0 2.1 12.5 ns VCC = 2.3 V to 2.7 V 1.4 3.7 6.1 1.4 7.7 ns VCC = 2.7 V 1.4 4.9 6.2 1.4 7.8 ns VCC = 3.0 V to 3.6 V 1.1 4.0 5.4 1.1 6.8 ns 1.0 2.9 3.8 1.0 4.8 ns VCC = 1.65 V to 1.95 V 2.3 5.6 8.6 2.3 11.0 ns VCC = 2.3 V to 2.7 V 1.2 3.2 4.8 1.2 6.0 ns VCC = 2.7 V 1.4 4.0 5.2 1.4 6.5 ns VCC = 3.0 V to 3.6 V 2.0 3.7 5.0 2.0 6.3 ns VCC = 4.5 V to 5.5 V 1.3 2.9 3.8 1.3 4.8 ns propagation delay Z to Yn or Yn to Z; see Figure 16 tpd enable time ten S to Z or Yn; see Figure 17 [2][3] [4] VCC = 4.5 V to 5.5 V E to Z or Yn; see Figure 17 disable time tdis 40 C to +125 C Unit Typ[1] S to Z or Yn; see Figure 17 [4] [5] VCC = 4.5 V to 5.5 V E to Z or Yn; see Figure 17 [1] Typical values are measured at Tamb = 25 C and nominal VCC. [5] [2] tpd is the same as tPLH and tPHL. [3] Propagation delay is the calculated RC time constant of the typical ON resistance of the switch and the specified capacitance when driven by an ideal voltage source (zero output impedance). [4] ten is the same as tPZH and tPZL. [5] tdis is the same as tPLZ and tPHZ. 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 11 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer 11.1 Waveforms and test circuits 9, <QRU= LQSXW 90 90 *1' W3/+ W3+/ 92+ =RU<Q RXWSXW 90 90 92/ DDF Measurement points are given in Table 10. Logic levels: VOL and VOH are typical output voltage levels that occur with the output load. Fig 16. Input (Yn or Z) to output (Z or Yn) propagation delays 9, 6(LQSXW 90 *1' W3/= =<Q =<Q RXWSXW /2:WR2)) 2))WR/2: RXWSXW +,*+WR2)) 2))WR+,*+ W3=/ 9&& 90 9; 92/ W3+= 92+ W3=+ 9< 90 *1' VZLWFK HQDEOHG VZLWFK GLVDEOHG VZLWFK HQDEOHG DDG Measurement points are given in Table 10. Logic levels: VOL and VOH are typical output voltage levels that occur with the output load. Fig 17. Enable and disable times Table 10. Measurement points Supply voltage Input Output VCC VM VM VX VY 1.65 V to 2.7 V 0.5 VCC 0.5 VCC VOL + 0.15 V VOH 0.15 V 2.7 V to 5.5 V 0.5 VCC 0.5 VCC VOL + 0.3 V VOH 0.3 V 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 12 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer 9(;7 9&& * 9, 5/ 92 '87 57 &/ 5/ PQD Test data is given in Table 11. Definitions test circuit: RT = Termination resistance (should be equal to output impedance Zo of the pulse generator). CL = Load capacitance (including jig and probe capacitance). RL = Load resistance. VEXT = External voltage for measuring switching times. Fig 18. Test circuit for measuring switching times Table 11. Test data Supply voltage Input Load VEXT VCC VI tr, tf CL RL tPLH, tPHL tPZH, tPHZ tPZL, tPLZ 1.65 V to 1.95 V VCC 2.0 ns 30 pF 1 k open GND 2 VCC 2.3 V to 2.7 V VCC 2.0 ns 30 pF 500 open GND 2 VCC 2.7 V VCC 2.5 ns 50 pF 500 open GND 2 VCC 3 V to 3.6 V VCC 2.5 ns 50 pF 500 open GND 2 VCC 4.5 V to 5.5 V VCC 2.5 ns 50 pF 500 open GND 2 VCC 11.2 Additional dynamic characteristics Table 12. Additional dynamic characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V); Tamb = 25 C. Symbol Parameter Conditions THD total harmonic distortion fi = 600 Hz to 20 kHz; RL = 600 ; CL = 50 pF; VI = 0.5 V (p-p); see Figure 19 f(3dB) Min Typ Max Unit VCC = 1.65 V - 0.260 - % VCC = 2.3 V - 0.078 - % VCC = 3.0 V - 0.078 - % VCC = 4.5 V - 0.078 - % 3 dB frequency response RL = 50 ; CL = 5 pF; see Figure 20 74LVC1G53 Product data sheet VCC = 1.65 V - 200 - MHz VCC = 2.3 V - 300 - MHz VCC = 3.0 V - 300 - MHz VCC = 4.5 V - 300 - MHz All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 13 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer Table 12. Additional dynamic characteristics ...continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V); Tamb = 25 C. Symbol Parameter Conditions iso isolation (OFF-state) RL = 50 ; CL = 5 pF; fi = 10 MHz; see Figure 21 Qinj Min Typ Max Unit VCC = 1.65 V - 42 - dB VCC = 2.3 V - 42 - dB VCC = 3.0 V - 40 - dB VCC = 4.5 V - 40 - dB VCC = 1.8 V - 3.3 - pC VCC = 2.5 V - 4.1 - pC VCC = 3.3 V - 5.0 - pC VCC = 4.5 V - 6.4 - pC VCC = 5.5 V - 7.5 - pC CL = 0.1 nF; Vgen = 0 V; Rgen = 0 ; fi = 1 MHz; RL = 1 M; see Figure 22 charge injection 11.3 Test circuits 9&& 9&& 6 9,/RU9,+ ) = < < VZLWFK 6 ( 9,/ 9,/ 9,+ 9,/ 5/ ) VZLWFK ( 9,/ &/ IL ' *1' DDG Fig 19. Test circuit for measuring total harmonic distortion 9&& 6 9,/RU9,+ ) = 9&& < < 5/ VZLWFK VZLWFK 6 ( 9,/ 9,/ 9,+ 9,/ ( 9,/ IL &/ G% *1' DDG Adjust fi voltage to obtain 0 dBm level at output. Increase fi frequency until dB meter reads 3 dB. Fig 20. Test circuit for measuring the frequency response when switch is in ON-state 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 14 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer 9&& 9&& 9&& 5/ 6 9,/RU9,+ VZLWFK 6 ( 9,+ 9,+ 9,/ 9,+ 5/ ) = < < VZLWFK ( 9,+ IL G% &/ *1' DDG Adjust fi voltage to obtain 0 dBm level at input. Fig 21. Test circuit for measuring isolation (OFF-state) 9&& 6 < = < VZLWFK ( 5JHQ 9,/ 9, * 92 5/ &/ 9JHQ *1' DDG a. Test circuit ORJLF 6 LQSXW RII RQ 92 RII 92 DDF b. Input and output pulse definitions Qinj = VO CL. VO = output voltage variation. Rgen = generator resistance. Vgen = generator voltage. Fig 22. Test circuit for measuring charge injection 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 15 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer 12. Package outline 76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPPOHDGOHQJWKPP ' ( $ 627 ; F +( \ Y 0 $ = $ $ $ $ SLQLQGH[ /S / H GHWDLO; Z 0 ES PP VFDOH ',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV 81,7 $ PD[ $ $ $ ES F ' ( H +( / /S Y Z \ = PP 1RWH 3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG 287/,1( 9(56,21 627 5()(5(1&(6 ,(& -('(& -(,7$ (8523($1 352-(&7,21 ,668('$7( Fig 23. Package outline SOT505-2 (TSSOP8) 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 16 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer 96623SODVWLFYHU\WKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP ' 627 ( $ ; F \ +( Y $ = 4 $ $ $ SLQLQGH[ $ /S GHWDLO; H / Z ES PP VFDOH 'LPHQVLRQV PPDUHWKHRULJLQDOGLPHQVLRQV 8QLW PP $ PD[ PD[ QRP PLQ $ $ $ ' ( ES F H +( / /S 4 Z \ Y = 1RWH 3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG 3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG 2XWOLQH YHUVLRQ 627 5HIHUHQFHV ,(& -('(& -(,7$ VRWBSR (XURSHDQ SURMHFWLRQ ,VVXHGDWH 02 Fig 24. Package outline SOT765-1 (VSSOP8) 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 17 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer ;621SODVWLFH[WUHPHO\WKLQVPDOORXWOLQHSDFNDJHQROHDGVWHUPLQDOVERG\[[PP 627 E i / / H H H H i $ $ ' ( WHUPLQDO LQGH[DUHD PP VFDOH ',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV 81,7 $ PD[ $ PD[ E ' ( H H / / PP 1RWHV ,QFOXGLQJSODWLQJWKLFNQHVV &DQEHYLVLEOHLQVRPHPDQXIDFWXULQJSURFHVVHV 5()(5(1&(6 287/,1( 9(56,21 ,(& -('(& -(,7$ 627 02 (8523($1 352-(&7,21 ,668('$7( Fig 25. Package outline SOT833-1 (XSON8) 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 18 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer ;621H[WUHPHO\WKLQVPDOORXWOLQHSDFNDJHQROHDGV WHUPLQDOVERG\[[PP 627 ( WHUPLQDO LQGH[DUHD $ ' $ GHWDLO; i H / i E H WHUPLQDO LQGH[DUHD / ; VFDOH 'LPHQVLRQV 8QLW PP PP $ PD[ QRP PLQ $ E ' ( H / H / 1RWH ,QFOXGLQJSODWLQJWKLFNQHVV 9LVLEOHGHSHQGLQJXSRQXVHGPDQXIDFWXULQJWHFKQRORJ\ VRWBSR 5HIHUHQFHV 2XWOLQH YHUVLRQ ,(& -('(& -(,7$ 627 02 (XURSHDQ SURMHFWLRQ ,VVXHGDWH Fig 26. Package outline SOT1089 (XSON8) 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 19 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer ;621SODVWLFH[WUHPHO\WKLQVPDOORXWOLQHSDFNDJHQROHDGV WHUPLQDOVERG\[[PP ' % 627 $ ( $ $ GHWDLO; WHUPLQDO LQGH[DUHD H & & $ % & Y Z E H / \ & \ / / ; PP VFDOH 'LPHQVLRQV PPDUHWKHRULJLQDOGLPHQVLRQV 8QLW PP PD[ QRP PLQ $ $ E ' ( H H / / / Y Z \ \ VRWBSR 2XWOLQH YHUVLRQ 5HIHUHQFHV ,(& -('(& -(,7$ (XURSHDQ SURMHFWLRQ ,VVXHGDWH 627 Fig 27. Package outline SOT996-2 (XSON8) 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 20 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer ;4)1SODVWLFH[WUHPHO\WKLQTXDGIODWSDFNDJHQROHDGV WHUPLQDOVERG\[[PP 627 ; ' % $ WHUPLQDO LQGH[DUHD ( $ $ GHWDLO; H Y Z E & & $ % & \ & \ H WHUPLQDO LQGH[DUHD / N / / N PHWDODUHD QRWIRUVROGHULQJ / / 'LPHQVLRQV 8QLW PP PD[ QRP PLQ PP VFDOH $ $ E ' ( H H N / / / / Y Z \ \ 1RWH 3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG 5HIHUHQFHV 2XWOLQH YHUVLRQ ,(& -('(& -(,7$ 627 02 VRWBSR (XURSHDQ SURMHFWLRQ ,VVXHGDWH Fig 28. Package outline SOT902-2 (XQFN8) 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 21 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer ;621H[WUHPHO\WKLQVPDOORXWOLQHSDFNDJHQROHDGV WHUPLQDOVERG\[[PP 627 E i / / H H H H i $ $ ' ( WHUPLQDO LQGH[DUHD VFDOH 'LPHQVLRQV 8QLW PP PP $ $ E ' ( H / H PD[ QRP PLQ / 1RWH ,QFOXGLQJSODWLQJWKLFNQHVV 9LVLEOHGHSHQGLQJXSRQXVHGPDQXIDFWXULQJWHFKQRORJ\ VRWBSR 5HIHUHQFHV 2XWOLQH YHUVLRQ ,(& -('(& -(,7$ 627 (XURSHDQ SURMHFWLRQ ,VVXHGDWH Fig 29. Package outline SOT1116 (XSON8) 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 22 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer ;621H[WUHPHO\WKLQVPDOORXWOLQHSDFNDJHQROHDGV WHUPLQDOVERG\[[PP 627 E i / / H H H H i $ $ ' ( WHUPLQDO LQGH[DUHD VFDOH 'LPHQVLRQV 8QLW PP PP $ $ E ' ( H / H / PD[ QRP PLQ 1RWH ,QFOXGLQJSODWLQJWKLFNQHVV 9LVLEOHGHSHQGLQJXSRQXVHGPDQXIDFWXULQJWHFKQRORJ\ VRWBSR 5HIHUHQFHV 2XWOLQH YHUVLRQ ,(& -('(& -(,7$ 627 (XURSHDQ SURMHFWLRQ ,VVXHGDWH Fig 30. Package outline SOT1203 (XSON8) 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 23 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer 13. Abbreviations Table 13. Abbreviations Acronym Description CMOS Complementary Metal-Oxide Semiconductor TTL Transistor-Transistor Logic HBM Human Body Model ESD ElectroStatic Discharge MM Machine Model CDM Charged Device Model DUT Device Under Test 14. Revision history Table 14. Revision history Document ID Release date Data sheet status Change notice Supersedes 74LVC1G53 v.10 20161207 Product data sheet - 74LVC1G53 v.9 Modifications: 74LVC1G53 v.9 Modifications: 74LVC1G53 v.8 Modifications: 74LVC1G53 v.7 Modifications: * Table 7: The maximum limits for leakage current and supply current have changed. 20130405 * 74LVC1G53 v.8 Product data sheet - 74LVC1G53 v.7 For type number 74LVC1G53GM the SOT code has changed to SOT902-2. 20111206 * - For type number 74LVC1G53GD XSON8U has changed to XSON8. 20120622 * Product data sheet Product data sheet - 74LVC1G53 v.6 Legal pages updated. 74LVC1G53 v.6 20100621 Product data sheet - 74LVC1G53 v.5 74LVC1G53 v.5 20080611 Product data sheet - 74LVC1G53 v.4 74LVC1G53 v.4 20080303 Product data sheet - 74LVC1G53 v.3 74LVC1G53 v.3 20070829 Product data sheet - 74LVC1G53 v.2 74LVC1G53 v.2 20060410 Product data sheet - 74LVC1G53 v.1 74LVC1G53 v.1 20060110 Product data sheet - - 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 24 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer 15. Legal information 15.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term `short data sheet' is explained in section "Definitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 15.2 Definitions Draft -- The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet -- A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification -- The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 15.3 Disclaimers Limited warranty and liability -- Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes -- Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. 74LVC1G53 Product data sheet Suitability for use -- Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications -- Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect. Limiting values -- Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale -- Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license -- Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 25 of 27 74LVC1G53 Nexperia 2-channel analog multiplexer/demultiplexer Export control -- This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products -- Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications. Translations -- A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 15.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 16. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com 74LVC1G53 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 10 -- 7 December 2016 (c) Nexperia B.V. 2017. All rights reserved 26 of 27 Nexperia 74LVC1G53 2-channel analog multiplexer/demultiplexer 17. Contents 1 2 3 4 5 6 6.1 6.2 7 8 9 10 10.1 10.2 10.3 11 11.1 11.2 11.3 12 13 14 15 15.1 15.2 15.3 15.4 16 17 (c) General description . . . . . . . . . . . . . . . . . . . . . . 1 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 Pinning information . . . . . . . . . . . . . . . . . . . . . . 3 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4 Functional description . . . . . . . . . . . . . . . . . . . 4 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 5 Recommended operating conditions. . . . . . . . 5 Static characteristics. . . . . . . . . . . . . . . . . . . . . 6 Test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 ON resistance . . . . . . . . . . . . . . . . . . . . . . . . . . 7 ON resistance test circuit and graphs. . . . . . . . 8 Dynamic characteristics . . . . . . . . . . . . . . . . . 11 Waveforms and test circuits . . . . . . . . . . . . . . 12 Additional dynamic characteristics . . . . . . . . . 13 Test circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 16 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 24 Legal information. . . . . . . . . . . . . . . . . . . . . . . 25 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 25 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Contact information. . . . . . . . . . . . . . . . . . . . . 26 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Nexperia B.V. 2017. All rights reserved For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 07 December 2016