



# WR1D BLOCK DIAGRAM




# 1. Schematic Page Description :

- |                              |   |
|------------------------------|---|
| 1. Block Diagram             | 23. CRT/TV OUT PORT                         |
| 2. Schematic Page List       | 24. Daughter board CONN                     |
| 3. Yonah CPU (HOST BUS)-1    | 25. HD_ALC262                               |
| 4. Yonah CPU (POWER/NC)-2    | 26. BUZZER & AUDIO/BOARD                    |
| 5. Calistoga HOST 1/6        | 27. Mini PCI-E/New card                     |
| 6. Calistoga DDRII 2/6       | 28. USB&TPM&FELICA&FINGER-PRINT             |
| 7. Calistoga DMI VIDEO 3/6   | 29. PCU-87541 & BIOS                        |
| 8. Calistoga Power&Strap 4/6 | 30. INT.KB & FAN & PS2                      |
| 9. Calistoga Power 2 5/6     | 31. LAN (BCM5787M) & TouchPAD CONN          |
| 10. Calistoga GND 6/6        | 32. LAN(TR&CONNECTOR) & SATA(HDD),PATA(ODD) |
| 11. DDRII SODIMMX2           | 33. HDMI INTEFACE                           |
| 12. EXT CLK GEN              | 34. CPU CORE (MAX8736)                      |
| 13. ICH7-M HOST (1/4)        | 35. GMCH_VTT & RVCC1.5                      |
| 14. ICH7-M PCI E (2/4)       | 36. VGA POWER                               |
| 15. ICH7-M GPIO (3/4)        | 37. 1.8VSUS & VTT & VCC2.5                  |
| 16. ICH7-M POWER (4/4)       | 38. 3VPCU & 5VPCU                           |
| 17. VGA(ATI M54/56P_PCIE)    | 39. BATTERY CHARGER                         |
| 18. VGA( M54_Main )          | 40. BATTERY CONNECTOR                       |
| 19. VGA (M54P MEM A_B)       | 41. No Power On S5                          |
| 20. VGA (Power)              | 42. ES1 to ES2 change list                  |
| 21. VGA (M56-P_Core_Gnd)     | 42. ES2 to PP change list                   |
| 22. VGA (GDDRIII_A_B Rank0)  | 42. PP to IRT change list                   |




		QUANTA COMPUTER
<b>PAGE LIST</b>		
Size	Document Number	Rev
Custom	WR1D MAIN BOARD	3A
Date: Friday, August 25, 2006	Sheet	2 of 43

CHIP	
Port 0	BCM5751M LAN

### Thermal Control



VCC5	VCC5	16,24,25,26,28,29,30,31,32,33,38
VCC3	VCC3	10,11,13,14,15,16,18,20,21,24,25,26,27,28,29,30,31,32,33,34,36,38
GMCH_VTT	GMCH_VTT	7,9,13,16







**QUANTA COMPUTER**

Yonah CPU (HOST BUS)-1




Size	Document Number	Rev
Custom	WR1D Main Board	3A

Date: Friday, August 25, 2006 Sheet 3 of 43




GMCH\_VTT GMCH\_VTT 7,9,13,16  
 CPU\_CORE CPU\_CORE 34  
 VCC1.5 VCC1.5 7,8,14,16,27,38



10uF/6.3V/X5R(CC0805)  
 5 mOhm\*35  
 --> 10uF/4V/X5R(CC0603)  
 Murata



near PIN B26




**QUANTA COMPUTER**

Title: **Yonah CPU (POWER/NC)-2**

Size B Document Number: **WR1D MAIN BOARD** Rev 3A



Date: Friday, August 25, 2006 Sheet 4 of 43











**QUANTA COMPUTER**


Title: **Calistoga HOST 1/6**

Size: Custom	Document Number: <b>WR1D MAIN BOARD</b>	Rev: 3A
Date: Friday, August 25, 2006	Sheet: 5 of 43	






GMCH_VTT	GMCH_VTT	7,9,13,16
VCC1.5	VCC1.5	4,7,9,14,16,27,35,38
VCC3	VCC3	10,11,13,14,15,16,18,20,21,24,25,26,27,28,29,30,31,32,33,34,36,38
1.8VSUS	1.8VSUS	10,11,38



Have to review again  
ADD Matrix in silkscreen



- 1.MCH\_CFG\_5 Low = DMI X2, High=DMIX4
- 2.MCH\_CFG\_6 DDR : Low =Moby Dick, High= Callistoga (Default)
- 3.MCH\_CFG\_7 CPU Strap Low=RSVD, High=Mobile CPU
- 4.MCH\_CFG\_9 PCI Exp Graphics Lane: Low =Reserved,High=Mobility
- 5.MCH\_CFG\_10 Host PLL VCC Select: Low=Reserved, High=Mobility
- 6.MCH\_CFG\_11: Low=Callistoga, High=Reserved
- 7.MCH\_CFG\_16 FSB Dynamic ODT: Low=Dynamic ODT Disabled, High=Dynamic ODT Enabled.
- 8.MCH\_CFG\_18 VCC Select: Low=1.05V, High=1.5V
- 9.MCH\_CFG\_19 DMI LANE Reversal:Low=Normal,High=LANES Reversed.
- 10.MCH\_CFG\_20 PCI Backward interoperability mode: Low only SDVO or PCIe xl is operational (defaults). High=SDVO and PCIe xl are operation simultaneously via the PEG port.

**QUANTA COMPUTER**



Title: **Callistoga Power&Strap 4/6**

Size: Custom      Document Number: **WR1 MAIN BOARD**      Rev: 3A

Date: Friday, August 25, 2006      Sheet: 8 of 43



VCC1.5	VCC1.5	7,8,14,16,27,38
VCC2.5	VCC2.5	18,20,38
VCC3	VCC3	10,11,13,14,15,16,18,20,21,24,25,26,27,28,29,30,31,32,33,34,36,38




Shall Add more bypass caps for 1.05V

VTT\_56, VTT\_71 and 72 are attached with 0.1u separated .Checking



**QUANTA COMPUTER**

**Calistoga Power 2 5/6**




Title	Calistoga Power 2 5/6		Rev	3A
Size	Document Number	WR1D MAIN BOARD		
Date:	Friday, August 25, 2006	Sheet	9	of 43




DDR Terminal Resistor



Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR\_VTERM







Place these termination to close CK410M.


Place these termination to close CK410M.

FSC	FSB	FSA	CPU	SRC	PCI	
1	0	1	100	100	33	Default
0	0	1	133	100	33	
0	1	1	166	100	33	
0	1	0	200	100	33	
0	0	0	266	100	33	
1	0	0	333	100	33	
1	1	0	400	100	33	
1	1	1	200	100	33	

SMBus address D2

DREFSSCLK Frequency Select.  
"0": 96MHz "1": 100MHz

Stuff 0 ohm for 533MHz, NC for 667MHz





**QUANTA  
COMPUTER**

Title: **EXT CLK GEN**

Size B	Document Number	Rev
	<b>WR1D MAIN BOARD</b>	3A



Date: Friday, August 25, 2006      Sheet 12 of 43

## RTC



ICH7 internal VR enable strap

	INTVRMEN
Enable (default)	1
Disable	0



**QUANTA COMPUTER**

Title: ICH7-M HOST (1/4)


Size	Document Number	Rev
Custom	WR1D MAIN BOARD	3A

Date: Friday, August 25, 2006 Sheet 13 of 43





13.29 VCCRTC GMCH\_VTT  
3.4,5,7,8,9,12,13,35



**QUANTA COMPUTER**


Title: **ICH7-M POWER (4/4)**

Size: Custom Document Number  
 Date: Friday, August 25, 2006

Rev: 3A  
 Sheet: 16 of 43



NOTE: some of the PCIE testpoints will be available through via on traces.



**QUANTA COMPUTER**


Title: **VGA ATI M54P\_PCIE\_Interface**

Size: Custom Document Number: **WR1D MAIN BOARD** Rev: 3A

Date: Friday, August 25, 2006 Sheet: 17 of 43

MEMORY CLOCK SPREAD SPECTRUM

TO HDMI



**QUANTA COMPUTER**

Title: **VGA(M56P\_Main)**



Size C: Document Number **WR1D MAIN BOARD** Rev 3A

Date: Friday, August 25, 2006 Sheet 18 of 43





OPTION STRAPS



**Memory Aperture Size Select**  
 When no ROM is attached, GPIO[9] is set to 0. GPIO[13:12] is used to select the memory aperture size.  
 GPIO[13:12] = 00: 128M memory aperture, same as ROM strap 00  
 GPIO[13:12] = 01: 256M memory aperture, same as ROM strap 01  
 GPIO[13:12] = 10: 64M memory aperture, same as ROM strap 10  
 GPIO[13:12] = 11: reserved, same as ROM strap 11


M56-P Strap

STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50k Tx output swing 1: full Tx output swing	
TX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	
	GPIO(3:2)	RSVD	
DEBUG_ACCESS	GPIO4	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible	0
	GPIO5	RSVD	
	GPIO6	RSVD	
Force_Comppliance	GPIO8	Force chip to get to compliance state quickly for Tester purposes	0
ROMIDCFG(3:0)	GPIO(9:13:11)	If no ROM attached, controls chip IDs. If rom attached identifies ROM type 000x - No ROM, MEM_AP_SIZE=0 001x - No ROM, MEM_AP_SIZE=01 010x - No Rom, MEM_AP_SIZE=10 011x - No ROM, MEM_AP_SIZE=11 1000 - Parallel ROM, chip IDs from ROM 1001 - Serial AT25F1024 ROM (Armel), chip IDs from ROM 1010 - Serial AT45DB011 ROM (Armel), chip IDs from ROM 1011 - Serial M25P10 ROM (ST), chip IDs from ROM 1100 - Serial M25P6 ROM (ST), chip IDs from ROM 1101 - Serial M25P18 ROM (ST), chip IDs from ROM	
VIP_DEVICE	VSYN	Indicates if any slave VIP host devices drove this pin low during reset. 0 - slave VIP host port deivced present. 1 - No slave VIP port devices reporting presence during reset	No default
	H2SYN, V2SYN, GENER10CC	RSVD	
	VSYN	RSVD	
	HSYN	RSVD	
	PCIE_TEST	RSVD	

MEMTYP_1	MEMTYP_0	Vendor	Part No	Package	organized	Memory Size	
GPIO27	GPIO26						
0	0	Samsung	K4J52324QC-BC14	512M	(16Mx32)	GDDR3	256MB(dual channel) R522, R533
0	1	Samsung	K4J55323QG-BC20	256M	(8Mx32)	GDDR3	128MB(Dual channel) R522, R534
1	0	Infineon	HYB18H512321AFL20	512M	(16Mx32)	GDDR3	256MB(dual channel) R539, R533
1	1	Infineon	HYB18H256321AFL20	256M	(8Mx32)	GDDR3	128MB(Dual channel) R539, R534

Board Straps REV. 0.3

STRAPS	PIN	DESCRIPTION	VALUE
MEMTYP(1:0)	GPIO27,26	Memory Type select 00 Samsung 256MB(dual channel) 01 Samsung 128MB(dual channel) 10 Infineon 256MB(dual channel) 11 Infineon 128MB(dual channel)	00
DC_Strip1	GPIO(10)	Internal TMDs Enabled 0 - Disabled 1 - Enabled	1
DC_Strip2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Not detected	0
DC_Strip3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Enabled	1
DC_Strip4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	01
PAULTSC	LCDDATA(18)	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1



**QUANTA COMPUTER**

File: **VGA\_P\_Core\_GND**


Size: Document Number

Sheet: **WR1D MAIN BOARD** Rev: 3A


Date: Friday, August 25, 2006 Sheet: 21 of 43

256 Mbit GDDRIII Channels A and B Rank 1


Channel A



# S-VIDEO CONNECTOR



# CRT CONNECTOR





**QUANTA COMPUTER**

Title: **CRT/TV OUT PORT**

Size B Document Number: **WR1D MAIN BOARD** Rev 3A

Date: Friday, August 25, 2006 Sheet 23 of 43




PANEL VCC CONTROL

CARD READ  
IDSEL:AD26  
INTA,B,C  
REQ0  
PCICLK2


MINIPCI  
IDSEL:AD20  
INTA,B  
REQ3  
PCICLK0

TV  
IDSEL:AD28  
INTC,D  
REQ3  
PCICLK6



HD\_MDC




14 AD[0..31]



PADT5078-5081 only for debug TEST








ALC262


NECP recommended value

NECP recommended value


Place at CODEC bottom between the GND and AGND




### AUDIO AMPLIFIER



### SPEAKER OUTPUT




### Multi-SW




### MIC-IN


Max. 100mVrms input for Mic-IN




### BUZZER



Change resistors dimension from 0603 to 0402 to prevent PCB bending cause solder and components crack issue!



### Headphone-OUT




**QUANTA COMPUTER**

Title: **BUZZER & AUDIO/BOARD**

Size: Custom	Document Number: <b>WR1D MAIN BOARD</b>	Rev: 3A
Date: Friday, August 25, 2006		Sheet 26 of 43

### Mini PCI-E Card


When system support at wake on wireless  
RF\_SW# pull-high 3VSUS




### EC50



### EXPRESS CARD SLOT



- Pin assignments for ExpressCard connector is wrong. Please change 7 pin from RSV#1 to SMBCLK. Please change 8 pin from SMBCLK to SMBDATA. Please change 9 pin from SMBDATA to 1.5V.
- Please apply 100K pull-up resistor to CPPE#.
- Please apply 100K pull-up resistor to CPUSB#.
- Please apply capacitor (0.1uF and 10uF) to +3.3V\_NC1, +3.3VAUX\_NC1 and +1.5V\_NC1 respectively.




**QUANTA COMPUTER**

Title: Mini PCI-E / NEW Card




Size Custom | Document Number: WR1D MAIN BOARD | Rev 3A

Date: Friday, August 25, 2006 | Sheet 27 of 43

## USB Power and Over current



## USB Connector



NECP request to add self power protection

**QUANTA COMPUTER**






Title: **USB&TPM&FELICA&FINGER-PRINT**

Size: Custom Document Number: **WR1D MAIN BOARD** Rev: 3A

Date: Friday, August 25, 2006 Sheet: 28 of 43







**QUANTA COMPUTER**


BCM5787M & TouchPAD CONN

Title	BCM5787M & TouchPAD CONN	
Size	Document Number	Rev 3A
Custom	WR1D MAIN BOARD	
Date:	Friday, August 25, 2006	Sheet 31 of 43






PVCC1 67mA  
PVCC2 13.5mA  
SPVCC 30mA  
SVCC 323mA  
VCC 133mA





Improve signal swing




Place near U12



### HDMI PORT



For SiI1930, should be opened (default)  
For SiI1932, should be connected



Mount R63, keep R64 NC at the beginning  
Remove R63, mount R64 after VBIOS  
add PRGM# function.



Sillicom request need to add this MOSFET to avoid ATME1 latch up

HDMI\_SDA & HDMI\_SCL capacitance MUST less than 50PF

**QUANTA COMPUTER**

Rev 3A



Document Number: **WR1D MAIN BOARD**

Date: Friday, August 25, 2006 Sheet 33 of 43






- 18 VGA\_CORE VGA\_CORE
- 38 RVCC1.5 RVCC1.5
- 17,38 VCC1.2 VCC1.2
- 34,35,38 5VSUS 5VSUS




- **SMDDR\_VREF** — SMDDR\_VREF 7,10,11
- **SMDDR\_VTERM** — SMDDR\_VTERM 10
- **VCC1.8** — VCC1.8 19,20,21,22,33,38
- **1.8VSUS** — 1.8VSUS 10,11,38
- **VCC2.5** — VCC2.5 18,20,38
- **VIN** — VIN 24,34,36,38,39,40


# 1.8VSUS & VTT & VCC2.5



# 3VPCU & 5VPCU & Discharge




		<b>QUANTA COMPUTER</b>	
		<b>3VPCU &amp; 5VPCU</b>	
Title	Document Number	<b>WR1D Main Board</b>	
Size	Custom	Date: Friday, August 25, 2006	Rev 3A
Sheet	38	of	43



# Battery Connector

5VPCU 13,16,28,30,35,37,38  
 MBAT+ 39

## Battery Connector



**TEMP\_MBAT voltage :**

	System Off	System On
Battery	0V	1.6V
Adapter	3.3V	3.3V
Battery+Adapter	1.6V	1.6V

**MBATV voltage :**


Li-ion 4S*P	$16.8V * 40.2 / (200 + 40.2) = 2.812V$
Ni-MH 8S1P	$8.0V * 40.2 / (200 + 40.2) = 1.34V$



# No Power On S5

VA 39

MBAT+ 39



ES1 TO ES2 CHANGE LIST

- EC0 PAGE ALL--ALL POSITION RENAME AFTER ES1 for less position code.
- EC1 PAGE 27--Add C786,C787 for debug.
- EC2 PAGE 30--Change CIR power circuit for reduce leakage issue.
- EC3 PAGE 16--Add U56,C789,R660 for correct timing.
- EC4 PAGE32---Cahnge C271 , C272 connect from GND to LAN\_GND for Broadcom request.
- EC5 PAGE31---Add L83,L84,C784,C785 on TPDATA ,TPCLK for EMI request.
- EC6 PAGE7,12--Reserve R649~R656 and RP49,RP50 for GMCH GM Version.
- EC7 PAGE7---ADD PCIEX16 AC Coupling CAP for can't boot issue.C783~C844 0.luf.
- EC8 PAGE8,9---Modify schematic C273,C277,C338,C403,C848 for Intel platform request.
- EC9 PAGE9---Reserve L77~L81 and R143,R258,R657 for GM Version debug.
- EC10 PAGE11---SWAP M\_CLK\_DDR2 and M\_CLK\_DDR3 AND set SA0\_B to low SA1\_B to Hi to improve second DIMM can't boot issue.
- EC11 PAGE13---Change Y3 pin define from #1,#2 to #1,#4 for correct layout.
- EC12 PAGE18---SWAP DDC1BD and PNL\_CLK for correct layout.
- EC13 PAGE25---Add EAPD function for pop noise.
- EC14 PAGE26---Change Q44 to MosFET for HP sense function.
- EC15 PAGE27---Reserve R632~R636 for customer request.
- EC16 PAGE29---Add ECOLED1# and BATLED1 for customer spec.
- EC17 PAGE29---Add ext port for net error to improve net link issue.
- EC18 PAGE29---D10 Reverse and mount R585 FOR CORRECT circuit.
- EC19 PAGE29---Pull-up E-MAIL# and INTERNET# signal for Auto power on issue.
- EC20 PAGE30---Change CIR CONN CON24 from 10pin to 12pin for add BATTERY LED1.
- EC21 PAGE32---SWAP LAN Signal P0~3 and M0~3 for correct layout.
- EC22 PAGE32---SWAP SATA Signal TXP and TXN for correct layout.
- EC23 PAGE33---SWAP TMDS0~2+ and TMDS0~2- for correct layout.
- EC24 PAGE33---Change U2,U3 pin define pin3 to GND AND pin5 to VCC for correct layout.
- EC25 PAGE33---ADD LP12~LP15 for EMI issue.
- EC26 PAGE33---Change net CON7#15 to DDCCLK CON7#16 to DDCDATA for 5V level I2C.
- EC27 PAGE27---Change SW2 pin 3 to GND for coreect layout.
- EC28 PAGE15---Change The GPIO PIN to GPI pin.
- EC29 PAGE28--- U29#2,#3 Change from VCC5 to 5VPCU for USB port Charge function when S3,S4 AC mode.
- EC30 PAGE29---Add EC0\_LED1# and BAT\_LED1 CONTROL PIN.
- EC31 PAGE31--Change R267 from 4.7K to 1K for customer request.
- EC32 PAGE31---DEL R276 because double pull-high resistor.
- EC33 PAGE33---SWAP U4#1,U4#44 for correct layout.
- EC34 PAGE34---Change from one phase solution to 2 phase solution for Merom supporting.
- EC35 PAGE36; PAGE38---For optimize ATI M56 performance and mechanical required high limit changed.
- EC36 PAGE38---Change 9VPCU solution to 15VPCU solution for power saving during S4 & S5.
- EC37 PAGE39;40---For power saving suring S4 & S5.
- EC38 PAGE29,30---Change CIR circuit for customer request.
- EC39 PAGE31---Reserve R661 PAD for debug broadcom request.

ES2 TO PP CHANGE LIST

- EC40 PAGE36---Due to ES2 wrong schematic, add PR242 for low side Rdson sense.
- EC41 PAGE30---Change RF-LED green Color to match spec.
- EC42 PAGE36---Delete PL17, and change PL3 to single large inductor, due to mechanical lift maximum 3mm hight!!
- EC43 PAGE30---Delete Q29 DIMM signal for DRD spec.
- EC44 PAGE14,27---Change Mini\_PCIE circuit to other PCIE bus from SB to avoid same with new card PCIE bus for correct design.
- EC45 PAGE13---Add CON28 for CMOS BATTERY leakage and deformed issue ,beacause thermal issue.
- EC46 PAGE27,30---Add U57 R664,R665 for LED off ,when wireless lan doesn't install , The LED can't be controlled by EC It is always off.
- EC47 PAGE13---Delete the internal link for CMOS BATTERY deform issue.

Title <Title>		
Size B	Document Number <Doc>	Rev 3A
Date:	Friday, August 25, 2006	Sheet 42 of 43

PP TO IRT CHANGE LIST

- EC48 PAGE13---Delete G1 short PAD Because non-using.Change RTCRST# net for SW can't clear CMOS issue.
- EC49 PAGE29---Delete FW PROGRAM SW SET.Original for debug using.
- EC50 PAGE27---ADD R664,R665 for when the mini pcie haven't device install on it the led will be disable.
- EC51 PAGE26---Change BUZZER power to S0 power to improve leakage issue.
- EC52 PAGE29---ADD CIR\_SET NET TO EC FOR SOFTWARE DETECT DIP SW ON OR OFF.
- EC53 PAGE14---Swap MINI CARD PCI-E and EXPRESS CARD (NEW CARD) signal junction to ICH7 for Software request.
- EC54 PAGE15---Change SWI# and MXM\_THERM# Power rail to RVCC3 for improve leakage when S5.
- EC55 PAGE30---Add Q12,Q46 for E-Mail and Internet EC detect signal ,when S4,S5 can power on.
- EC56 PAGE30---modify CIR power circuit support battery mode power on.
- EC57 PAGE36---reserve PR174 and PQ68 pad for powerplay control.
- EC58 PAGE13---Change RTCRST# net to VCCRTC for CMOS clear function "date and time".
- EC59 PAGE3---Change THRMTRIP# net for low temperature can't boot issue.
- EC60 PAGE31---Add C790,C791 for 3V singnal drop issue when initial boot.
- EC61 PAGE37---Reserve PC136,PC177,PC178,PC181 and C796 for keep VCC 1.8 at right level when run 3D mark.

Title		
<Title>		
Size B	Document Number WR1D	Rev 3A
Date:	Friday, August 25, 2006	Sheet 43 of 43