High Voltage, Low Noise, Low Distortion,
Unity-Gain Stable, High Speed Op Amp
Data Sheet
ADA4898-1/ADA4898-2
FEATURES
Ultralow noise
0.9 nV/√Hz
2.4 pA/√Hz
1.2 nV/√Hz at 10 Hz
Ultralow distortion: −93 dBc at 500 kHz
Wide supply voltage range: ±5 V to ±16 V
High speed
−3 dB bandwidth: 65 MHz (G = +1)
Slew rate: 55 V/µs
Unity gain stable
Low input offset voltage: 160 µV maximum
Low input offset voltage drift: 1 μV/°C
Low input bias current: −0.1 µA
Low input bias current drift: 2 nA/°C
Supply current: 8 mA
Power-down feature for single 8-lead package
APPLICATIONS
Instrumentation
Active filters
DAC buffers
SAR ADC drivers
Optoelectronics
CONNECTION DIAGRAM
NC 1
–IN 2
+IN 3
–VS4
PD
8
+VS
7
VOUT
6
NC
5
NC = NO CONNECT
TOP VIEW
(Not to Scale)
ADA4898-1
07037-001
Figure 1. Single 8-Lead ADA4898-1 SOIC_N_EP (RD-8-1)
07037-050
VOUT1 1
–IN1 2
+IN1 3
–VS4
+VS
8
VOUT2
7
–IN2
6
+IN2
5
ADA4898-2
TOP VIEW
(Not to Scale)
Figure 2. Dual 8-Lead ADA4898-2 SOIC_N_EP (RD-8-2)
GENERAL DESCRIPTION
The ADA4898-1/ADA4898-2 are ultralow noise and distortion,
unity gain stable, voltage feedback op amps that are ideal for use in
16-bit and 18-bit systems with power supplies from ±5 V to
±16 V. The ADA4898-1/ADA4898-2 feature a linear, low noise
input stage and internal compensation that achieves high slew rates
and low noise.
With the wide supply voltage range, low offset voltage, and wide
bandwidth, the ADA4898-1/ADA4898-2 are extremely versatile,
and feature a cancellation circuit that reduces input bias current.
The ADA4898-1/ADA4898-2 are available in an 8-lead SOIC
package that features an exposed metal paddle to improve power
dissipation and heat transfer to the negative supply plane. This
EPAD offers a significant thermal relief over traditional plastic
packages. The ADA4898-1/ADA4898-2 are rated to work over
the extended industrial temperature range of −40°C to +105°C.
07037-002
FREQUENCY (Hz)
VOLTAGE NOISE (nV/√Hz)
CURRENT NOISE (pA/√Hz)
1
0.1
1
10
0.1
1
10
10 100 1k 10k 100k
CURRENT
VOLTAGE
Figure 3. Input Voltage Noise and Current Noise vs. Frequency
Rev. E Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2008–2015 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
ADA4898-1/ADA4898-2 Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Connection Diagram ....................................................................... 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
±15 V Supply ................................................................................. 3
±5 V Supply ................................................................................... 4
Absolute Maximum Ratings ............................................................ 5
Thermal Resistance ...................................................................... 5
Maximum Power Dissipation ..................................................... 5
ESD Caution .................................................................................. 5
Pin Configurations and Function Descriptions ........................... 6
Typical Performance Characteristics ............................................. 7
Test Circuits ..................................................................................... 13
Theory of Operation ...................................................................... 14
PD (Power-Down) Pin for the ADA4898-1 ............................ 14
Applications Information .............................................................. 15
Higher Feedback Resistor Gain Operation ............................. 15
Recommended Values for Various Gains ................................ 15
Noise ............................................................................................ 16
Circuit Considerations .............................................................. 16
PCB Layout ................................................................................. 16
Power Supply Bypassing ............................................................ 16
Grounding ................................................................................... 16
Outline Dimensions ....................................................................... 17
Ordering Guide .......................................................................... 17
REVISION HISTORY
5/15—Rev. D to Rev. E
Deleted 0.1 Hz to 10 Hz Noise Section, Figure 45, and
Figure 46; Renumbered Sequentially ........................................... 14
Updated Outline Dimensions ....................................................... 17
Changes to Ordering Guide .......................................................... 17
5/12—Rev. C to Rev. D
Changes to Figure 2 Caption ........................................................... 1
Updated Outline Dimensions ....................................................... 17
Changes to Ordering Guide .......................................................... 17
2/10—Rev. B to Rev. C
Added ADA4898-2 ........................................................ Throughout
Changes to Features .......................................................................... 1
Changes to Table 1 ............................................................................ 3
Changes to Table 2 ............................................................................ 4
Changes to Figure 38, Figure 40, Figure 41 ................................. 14
Changes to Figure 46 ...................................................................... 15
Changes to Figure 47 ...................................................................... 16
Changes to PCB Layout Section ................................................... 17
Changes to Ordering Guide .......................................................... 20
6/09—Rev. A to Rev. B
Changes to General Description Section ....................................... 1
Changes to Specifications Section ................................................... 3
Changes to Figure 29 and Figure 31 ............................................ 11
Added Figure 32 ............................................................................. 12
Added Figure 41 ............................................................................. 13
Changes to PD (Power-Down) Pin Section ................................ 14
Added Table 6 ................................................................................. 14
Changes to Figure 45 ...................................................................... 15
8/08—Rev. 0 to Rev. A
Changes to General Description Section ....................................... 1
Changes to Table 5 ............................................................................. 6
Changes to Figure 17 ......................................................................... 9
Changes to Figure 28 ...................................................................... 10
Changes to Figure 29 and Figure 32 ............................................ 11
Added 0.1 Hz to 10 Hz Noise Section.......................................... 14
Added Figure 42 and Figure 43; Renumbered Sequentially ..... 14
Changes to Grounding Section..................................................... 16
Updated Outline Dimensions ....................................................... 17
5/08—Revision 0: Initial Version
Rev. E | Page 2 of 20
Data Sheet ADA4898-1/ADA4898-2
SPECIFICATIONS
±15 V SUPPLY
TA = 25°C, G = +1, RF = 0 Ω, RG open, RL = 1 kΩ to GND (for G > 1, RF = 100 Ω), unless otherwise noted.
Table 1.
Parameter Conditions Min Typ Max Unit
DYNAMIC PERFORMANCE
−3 dB Bandwidth VOUT = 100 mV p-p 65 MHz
VOUT = 2 V p-p 14 MHz
Bandwidth for 0.1 dB Flatness G = +2, VOUT = 2 V p-p 3.3 MHz
Slew Rate VOUT = 5 V step 55 V/µs
Settling Time to 0.1% VOUT = 5 V step 85 ns
NOISE/DISTORTION PERFORMANCE
Harmonic Distortion SFDR f = 100 kHz, VOUT = 2 V p-p −116 dBc
f = 500 kHz, VOUT = 2 V p-p −93 dBc
f = 1 MHz, VOUT = 2 V p-p −79 dBc
Input Voltage Noise f = 1 kHz 0.9 nV/√Hz
Input Current Noise
f = 1 kHz
2.4
pA/√Hz
DC PERFORMANCE
Input Offset Voltage
R
F
= 1 kΩ, see Figure 43
20
125
µV
Input Offset Voltage Drift RF = 1 kΩ, see Figure 43 1 µV/°C
Input Bias Current RF = 1 kΩ, see Figure 43 −0.1 −0.4 µA
Input Bias Offset Current RF = 1 kΩ, see Figure 43 0.03 0.3 µA
Input Bias Current Drift RF = 1 kΩ, see Figure 43 2 nA/°C
Open-Loop Gain VOUT = ±5 V 99 103 dB
INPUT CHARACTERISTICS
Input Resistance Differential mode 5 kΩ
Common mode 30 MΩ
Input Capacitance
Differential mode
3.2
pF
Common mode 2.5 pF
Input Common-Mode Voltage Range See Figure 43 ±11 V
Common-Mode Rejection Ratio VCM = ±2 V −103 −126 dB
PD (POWER-DOWN) PIN (ADA4898-1)
PD Input Voltages Chip powered down ≤−14 V
Chip enabled ≥−13 V
PD Turn On Time VOUT = 100 mV p-p 100 ns
PD Turn Off Time VOUT = 100 mV p-p 20 μs
Input Leakage Current
PD
= +V
S
0.1
µA
PD = −VS −0.2 µA
OUTPUT CHARACTERISTICS
Output Voltage Swing RL // (RF + RG) = 500 Ω, see Figure 43 −11.0 to +11.8 −11.7 to +12.1 V
RL // (RF + RG) = 1 kΩ, see Figure 43 −12.5 to +12.5 −12.8 to +12.7 V
Linear Output Current f = 100 kHz, SFDR = −70 dBc, RL = 150 Ω 40 mA
Short-Circuit Current Sinking/sourcing 150 mA
Off Isolation f = 1 MHz, PD = −VS 80 dB
POWER SUPPLY
Operating Range ±4.5 ±16.5 V
Quiescent Current per Amplifier PD = +VS 7.9 8.7 mA
PD = −VS 0.1 0.3 mA
Positive Power Supply Rejection Ratio +VS = 15 V to 17 V, −VS = −15 V −98 −107 dB
Negative Power Supply Rejection Ratio +VS = 15 V, −VS = −15 V to −17 V −100 −114 dB
Rev. E | Page 3 of 20
ADA4898-1/ADA4898-2 Data Sheet
±5 V SUPPLY
TA = 25°C, G = +1, RF = 0 Ω, RG open, RL = 1 kΩ to GND (for G > 1, RF = 100 Ω), unless otherwise noted.
Table 2.
Parameter Conditions Min Typ Max Unit
DYNAMIC PERFORMANCE
−3 dB Bandwidth VOUT = 100 mV p-p 57 MHz
VOUT = 2 V p-p 12 MHz
Bandwidth for 0.1 dB Flatness G = +2, VOUT = 2 V p-p 3 MHz
Slew Rate VOUT = 2 V step 50 V/µs
Settling Time to 0.1% VOUT = 2 V step 90 ns
NOISE/DISTORTION PERFORMANCE
Harmonic Distortion SFDR f = 100 kHz, VOUT = 2 V p-p −110 dBc
f = 500 kHz, V
OUT
= 2 V p-p
−95
dBc
f = 1 MHz, VOUT = 2 V p-p −78 dBc
Input Voltage Noise f = 1 kHz 0.9 nV/√Hz
Input Current Noise f = 1 kHz 2.4 pA/√Hz
DC PERFORMANCE
Input Offset Voltage RF = 1 kΩ, see Figure 43 30 160 µV
Input Offset Voltage Drift RF = 1 kΩ, see Figure 43 1 µV/°C
Input Bias Current RF = 1 kΩ, see Figure 43 −0.1 −0.5 µA
Input Bias Offset Current RF = 1 kΩ, see Figure 43 0.05 0.3 µA
Input Bias Current Drift RF = 1 kΩ, see Figure 43 2 nA/°C
Open-Loop Gain VOUT = ±1 V 87 94 dB
INPUT CHARACTERISTICS
Input Resistance Differential mode 5 kΩ
Common mode 30 MΩ
Input Capacitance Differential mode 3.2 pF
Common mode 2.5 pF
Input Common-Mode Voltage Range See Figure 43 −3 to +2.5 V
Common-Mode Rejection Ratio ΔVCM = 1 V p-p −102 −120 dB
PD (POWER-DOWN) PIN (ADA4898-1)
PD
Input Voltages
Chip powered down
≤−4
V
Chip enabled ≥−3 V
PD Turn On Time VOUT = 100 mV p-p 100 ns
PD Turn Off Time VOUT = 100 mV p-p 20 μs
Input Leakage Current PD = +VS 0.1 µA
PD = −VS −2 µA
OUTPUT CHARACTERISTICS
Output Voltage Swing RL // (RF + RG) = 500 Ω, see Figure 43 ±3.1 ±3.2 V
RL // (RF + RG) = 1 kΩ, see Figure 43 ±3.3 ±3.4 V
Linear Output Current f = 100 kHz, SFDR = −70 dBc, RL = 150 Ω 8 mA
Short-Circuit Current Sinking/sourcing 150 mA
Off Isolation f = 1 MHz, PD = −VS 80 dB
POWER SUPPLY
Operating Range ±4.5 ±16.5 V
Quiescent Current Per Amplifier PD = +VS 7.5 8.4 mA
PD = −VS 0.1 0.2 mA
Positive Power Supply Rejection Ratio +VS = 5 V to 7 V, −VS = −5 V −95 −100 dB
Negative Power Supply Rejection Ratio
+V
S
= 5 V, −V
S
= −5 V to −7 V
−97
−104
dB
Rev. E | Page 4 of 20
Data Sheet ADA4898-1/ADA4898-2
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter Rating
Supply Voltage 36 V
Power Dissipation
See Figure 4
Differential Mode Input Voltage ±1.5 V
Common-Mode Input Voltage ±11.4 V
Storage Temperature Range −65°C to +150°C
Operating Temperature Range −40°C to +105°C
Lead Temperature (Soldering, 10 sec) 300°C
Junction Temperature 150°C
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
THERMAL RESISTANCE
θJA is specified for the worst-case conditions; that is, θJA is
specified for a device soldered in the circuit board with its
exposed paddle soldered to a pad on the PCB surface that is
thermally connected to a copper plane, with zero airflow.
Table 4.
Package Type θJA θJC Unit
Single 8-Lead SOIC_N_EP on a 4-Layer Board 47 29 °C/W
Dual 8-Lead SOIC_N_EP on a 4-Layer Board 42 29 °C/W
MAXIMUM POWER DISSIPATION
The maximum safe power dissipation in the ADA4898-1/
ADA4898-2 package is limited by the associated rise in junction
temperature (TJ) on the die. At approximately 150°C, which is
the glass transition temperature, the plastic changes its properties.
Even temporarily exceeding this temperature limit can change
the stresses that the package exerts on the die, permanently
shifting the parametric performance of the ADA4898-1/
ADA4898-2. Exceeding a junction temperature of 150°C for an
extended period can result in changes in the silicon devices,
potentially causing failure.
The power dissipated in the package (PD) is the sum of the
quiescent power dissipation and the power dissipated in the
package due to the output load drive. The quiescent power is
the voltage between the supply pins (VS) times the quiescent
current (IS). The power dissipated due to the load drive depends
upon the particular application. For each output, the power due
to load drive is calculated by multiplying the load current by the
associated voltage drop across the device. RMS voltages and
currents must be used in these calculations.
Airflow increases heat dissipation, effectively reducing θJA. In
addition, more metal directly in contact with the package leads
from metal traces, through holes, ground, and power planes
reduces the θJA. The exposed paddle on the underside of the
package must be soldered to a pad on the PCB surface that is
thermally connected to a copper plane to achieve the specified θJA.
Figure 4 shows the maximum power dissipation vs. the ambient
temperature for the single and dual 8-lead SOIC_N_EP on a
JEDEC standard 4-layer board, with its underside paddle
soldered to a pad that is thermally connected to a PCB plane. θJA
values are approximations.
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
5.0
4.5
07037-003
AMBIENT TEMPERATURE (°C)
MAXIMUM POWER DISSIPATION (W)
020 40 60 80 10010 30 50 70 90–40 –20–30 –10
ADA4898-2
ADA4898-1
Figure 4. Maximum Power Dissipation vs. Ambient Temperature
ESD CAUTION
Rev. E | Page 5 of 20
ADA4898-1/ADA4898-2 Data Sheet
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
07037-046
NC
1
–IN
2
+IN
3
–V
S4
PD
8
+V
S
7
V
OUT
6
NC
5
ADA4898-1
TOP VIEW
(Not to Scale)
NOTES
1. EXPOSED PAD CAN BE CONNECTED
TO THE NEGATIVE SUPPLY (−V
S
) OR
LEFT FLOATING.
Figure 5. Single 8-Lead SOIC_N_EP Pin Configuration
Table 5. Pin Function Descriptions
Pin No. Mnemonic Description
1 NC No Connect.
2 −IN Inverting Input.
3 +IN Noninverting Input.
4 −VS Negative Supply.
5 NC No Connect.
6 VOUT Output.
7 +VS Positive Supply.
8 PD Power Down Not.
EP Exposed Pad. Can be connected to the negative supply (−VS) or can be left floating.
07037-051
VOUT1 1
–IN1 2
+IN1 3
–VS4
+VS
8
VOUT2
7
–IN2
6
+IN2
5
ADA4898-2
TOP VIEW
(Not to Scale)
NOTES
1. EXPOSED PAD CAN BE CONNECTED
TO THE NEGATIVE SUPPLY (−VS) OR
LEFT FLOATING.
Figure 6. Dual 8-Lead SOIC_N_EP Pin Configuration
Table 6. Pin Function Descriptions
Pin No. Mnemonic Description
1 VOUT1 Output 1.
2 −IN1 Inverting Input 1.
3
+IN1
Noninverting Input 1.
4 −VS Negative Supply.
5 +IN2 Noninverting Input 2.
6 −IN2 Inverting Input 2.
7 VOUT2 Output 2.
8 +VS Positive Supply.
EP Exposed Pad. Can be connected to the negative supply (−VS) or can be left floating.
Rev. E | Page 6 of 20
Data Sheet ADA4898-1/ADA4898-2
TYPICAL PERFORMANCE CHARACTERISTICS
–12
–11
–10
–9
–8
–7
–6
–5
–4
–3
–2
–1
0
1
2
3
110 100
07037-004
FREQUENCY (MHz)
NORMALIZED CLOSED-LOOP GAIN (dB)
RL = 1kΩ
VOUT = 100mV p-p
VS = ±15V
G = +1
RF = 0Ω
G = +1
RF = 100Ω
G = +2
R
F
= 100Ω
G = +5
R
F
= 100Ω
Figure 7. Small Signal Frequency Response for Various Gains
–12
–11
–10
–9
–8
–7
–6
–5
–4
–3
–2
–1
0
1
2
3
110 100
07037-005
FREQUENCY (MHz)
CLOSED-LOOP GAIN (dB)
RL = 1kΩ
RL = 100Ω
RL = 200Ω
G = +1
VOUT = 100mV p-p
VS = ±15V
Figure 8. Small Signal Frequency Response for Various Loads
–12
–11
–10
–9
–8
–7
–6
–5
–4
–3
–2
–1
0
1
2
110 100
07037-006
FREQUENCY (MHz)
CLOSED-LOOP GAIN (dB)
T
A
= +25°C
G = +1
R
L
= 1kΩ
V
OUT
= 100mV p-p
V
S
= ±15V
T
A
= +105°C T
A
= +85°C
T
A
= –40°C
T
A
= 0°C
Figure 9. Small Signal Frequency Response for Various Temperatures
–12
–11
–10
–9
–8
–7
–6
–5
–4
–3
–2
–1
0
1
2
3
110 100
07037-007
FREQUENCY (MHz)
NORMALIZED CLOSED-LOOP GAIN (dB)
R
L
= 1kΩ
V
OUT
= 2V p-p
V
S
= ±15V
G = +1
R
F
= 0Ω G = +1
R
F
= 100Ω
G = +5
R
F
= 100Ω
G = +2
R
F
= 100Ω
Figure 10. Large Signal Frequency Response for Various Gains
–12
–11
–10
–9
–8
–7
–6
–5
–4
–3
–2
–1
0
1
110 100
07037-008
FREQUENCY (MHz)
CLOSED-LOOP GAIN (dB)
R
L
= 1kΩ
R
L
= 100Ω
G = +1
V
OUT
= 2V p-p
V
S
= ±15V
R
L
= 200Ω
Figure 11. Large Signal Frequency Response for Various Loads
–12
–11
–10
–9
–8
–7
–6
–5
–4
–3
–2
–1
0
1
2
110 100
07037-009
FREQUENCY (MHz)
CLOSED-LOOP GAIN (dB)
G = +1
R
L
= 1kΩ
V
OUT
= 2V p-p
V
S
= ±15V
T
A
= –40°C
T
A
= +105°C
T
A
= +25°C
T
A
= 0°C
T
A
= +85°C
Figure 12. Large Signal Frequency Response for Various Temperatures
Rev. E | Page 7 of 20
ADA4898-1/ADA4898-2 Data Sheet
–12
–11
–10
–9
–8
–7
–6
–5
–4
–3
–2
–1
0
1
2
110 100
07037-010
FREQUENCY (MHz)
CLOSED-LOOP GAIN (dB)
G = +1
R
L
= 1kΩ
V
OUT
= 100mV p-p
V
S
= ±15V
V
S
= ±5V
Figure 13. Small Signal Frequency Response for Various Supply Voltages
–12
–11
–10
–9
–8
–7
–6
–5
–4
–3
–2
–1
0
1
2
3
110 100
07037-011
FREQUENCY (MHz)
CLOSED-LOOP GAIN (dB)
G = +1
R
L
= 1kΩ
V
OUT
= 100mV p-p
V
S
= ±15V
C
L
= 33pF
C
L
= 15pF
C
L
= 5pF
C
L
= 0pF
Figure 14. Small Signal Frequency Response for Various Capacitive Loads
0.1
1
10
110 100 1k 10k 100k
07037-012
FREQUENCY (Hz)
VOLTAGE NOISE (nV/√Hz)
Figure 15. Voltage Noise vs. Frequency
–12
–11
–10
–9
–8
–7
–6
–5
–4
–3
–2
–1
0
1
2
110 100
07037-013
FREQUENCY (MHz)
CLOSED-LOOP GAIN (dB)
V
S
= ±15V
G = +1
R
L
= 1kΩ
V
OUT
= 2V p-p
V
S
= ±5V
Figure 16. Large Signal Frequency Response for Various Supply Voltages
–0.5
–0.4
–0.3
–0.2
–0.1
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
100k 1M 10M
07037-014
FREQUENCY (Hz)
NORMALIZED GAIN (dB)
G = +2
RL = 1kΩ
VS = ±15V
VOUT = 2V p-p
VOUT = 0.1V p-p
Figure 17. 0.1 dB Flatness for Various Output Voltages
07037-035
FREQUENCY (Hz)
INPUT CURRENT NOISE (pA/ Hz)
1
1
10
100
10 100 1k 10k 100k
Figure 18. Input Current Noise vs. Frequency
Rev. E | Page 8 of 20
Data Sheet ADA4898-1/ADA4898-2
–20
–10
0
10
20
30
40
50
60
70
80
110
90
100
07037-016
FREQUENCY (Hz)
OPEN-LOOP GAIN (dB)
100k 1M 1G10M 100M
PHASE
GAIN
–70
–80
–90
–100
–110
–120
–130
–140
–150
–160
–170
–180
–190
–200
OPEN-LOOP PHASE (Degrees)
ΔV
OUT
= ±5V
V
S
= ±15V
Figure 19. Open-Loop Gain and Phase vs. Frequency
07037-017
FREQUENCY (Hz)
DISTORTION (dBc)
–140
–120
–100
–80
–60
–40
–20
0
100k 1M 10M
G = +1, HD2
G = +1, HD3
G = +2, HD3, RF = 250Ω
G = +2, HD2, RF = 250Ω
RL = 1kΩ
VS = ±15V
VOUT = 2V p-p
Figure 20. Harmonic Distortion vs. Frequency and Gain
07037-018
FREQUENCY (Hz)
DISTORTION (dBc)
–140
–120
–100
–80
–60
–40
–20
0
100k 1M 10M
R
L
= 1kΩ, HD3
R
L
= 100Ω, HD3
G = +1
V
S
= ±15V
V
OUT
= 2V p-p
R
L
= 1kΩ, HD2
R
L
= 100Ω, HD2
Figure 21. Harmonic Distortion vs. Frequency and Loads
1
07073-019
OUTPUT VOLTAGE (V p-p)
DISTORTION (dBc)
–135
–125
–120
–130
–115
–110
–105
–100
–95
2 3 4 5 6
HD2
HD3
f = 100kHz
G = +1
R
L
= 1kΩ
V
S
= ±15V
Figure 22. Harmonic Distortion vs. Output Amplitude
07037-020
FREQUENCY (Hz)
DISTORTION (dBc)
–140
–120
–100
–80
–60
–40
–20
0
100k 1M 10M
R
L
= 1kΩ, HD3
R
L
= 100Ω, HD3
R
L
= 100Ω, HD2
G = +1
V
S
= ±5V
V
OUT
= 2V p-p
R
L
= 1kΩ, HD2
Figure 23. Harmonic Distortion vs. Frequency and Loads
–0.04
–0.02
0
0.02
0.04
0.06
0.08
0.10
0.12
0.14
C
L
= 0pF
C
L
= 5pF
C
L
= 15pF
C
L
= 33pF
07037-021
TIME (20ns/DIV)
OUTPUT VOLTAGE (V)
V
OUT
= 100mV p-p
G = +1
R
L
= 1kΩ
V
S
= ±15V
Figure 24. Small Signal Transient Response for Various Capacitive Loads
Rev. E | Page 9 of 20
ADA4898-1/ADA4898-2 Data Sheet
G = +1
G = +2
–0.04
–0.02
0
0.02
0.04
0.06
0.08
0.10
0.12
0.14
07037-022
TIME (20ns/DIV)
OUTPUT VOLTAGE (V)
VOUT = 100mV p-p
RL=1kΩ
V
S
= ±15V
Figure 25. Small Signal Transient Response for Various Gains
–0.5
0
0.5
1.0
1.5
2.0
2.5
VS = ±15V
VS = ±5V
07037-023
TIME (100ns/DIV)
OUTPUT VOLTAGE (V)
VOUT = 2V p-p
G = +1
RL = 100Ω
Figure 26. Large Signal Transient Response for
Various Supply Voltages, RL = 100 Ω
INPUT
0.5
0.4
0.3
0.2
0.1
0
–0.1
–0.2
–0.3
–0.4
–0.5
07037-026
TIME (10ns/DIV)
SETTLING TIME (%)
G = +1
R
L
= 1kΩ
V
OUT
= 5V p-p
V
S
= ±15V
Δt = 85ns
OUTPUT
Figure 27. Settling Time
–0.5
0
0.5
1.0
1.5
2.0
2.5
07037-025
TIME (100ns/DIV)
OUTPUT VOLTAGE (V)
VOUT = 2V p-p
G = +1
RL= 1kΩ
VS = ±15V
VS = ±5V
Figure 28. Large Signal Transient Response for
Various Supply Voltages, RL = 1 kΩ
–0.5
0
0.5
1.0
1.5
2.0
2.5
G = +1
07037-024
TIME (100ns/DIV)
OUTPUT VOLTAGE (V)
V
OUT
= 2V p-p
R
L
= 1kΩ
V
S
= ±15V
G = +2
Figure 29. Large Signal Transient Response for Various Gains
0.1
10k
1k
100
10
1
07037-028
FREQUENCY (Hz)
OUTPUT IMPEDANCE (Ω)
100k 1M 100M10M
PD HIGH
G = +1
R
F
= 0Ω
V
S
= ±15V
PD LOW
Figure 30. Output Impedance vs. Frequency
Rev. E | Page 10 of 20
Data Sheet ADA4898-1/ADA4898-2
–140
–120
–100
–80
–60
–40
–20
0
07037-029
FREQUENCY (Hz)
CMRR (dB)
100 10M1k 100k 1M10k
G = +1
RF = 0Ω
RL = 100Ω
VS = ±15V
ΔVCM = 1V p-p
ΔVCM = 100mV p-p
Figure 31. Common-Mode Rejection Ratio (CMRR) vs. Frequency
–75
–65
–55
–45
100k 1M 10M 100M
V
OUT
= 0.1V p-p
07037-031
FREQUENCY (Hz)
PD ISOLATION (dB)
G = +1
R
L
= 1kΩ
V
S
= ±15V
V
OUT
= 2V p-p
Figure 32. PD Input to Output Isolation vs. Frequency
–120
–100
–80
–60
–40
–20
0
07037-030
FREQUENCY (Hz)
PSRR (dB)
100 1k 10k 100k 1M 10M
G = +1
R
F
= 0Ω
R
L
= 100Ω
V
S
= ±15V
V
OUT
= 2V p-p
+PSRR
–PSRR
Figure 33. Power Supply Rejection Ratio (PSRR) vs. Frequency
07037-100
15
12
9
6
3
0
5
4
3
2
1
0
50 100 1000 4000
OUTPUT VOLTAGE SWING (V), V
S
= ±15V
OUTPUT VOLTAGE SWING (V), V
S
= ±5V
LOAD RESISTANCE (Ω)
POSITIVE SWING,
V
S
= +15V
NEGATIVE SWING,
V
S
= –15V
POSITIVE SWING, V
S
= +5V
NEGATIVE SWING,
V
S
= –5V
Figure 34. Output Swing vs. Load, G = +2, Load = RL // (RF + RG)
–110
–40
–50
–60
–70
–80
–90
–100
07037-101
FREQUENCY (MHz)
CROSSTALK (dB)
110 100
G = +1
R
L
= 1kΩ
V
OUT
= 2V p-p
+IN1 TO V
OUT2
, V
S
= ±5V
+IN1 TO V
OUT2
, V
S
= ±15V
+IN2 TO V
OUT1
, V
S
= ±5V
+IN2 TO V
OUT1
, V
S
= ±15V
Figure 35. Crosstalk vs. Frequency
Rev. E | Page 11 of 20
ADA4898-1/ADA4898-2 Data Sheet
1000
800
600
400
200
0
07037-032
INPUT BIAS CURRENT (µA)
COUNT
–0.15–0.20–0.25 –0.10 0
–0.05
N = 6180
MEAN: –0.13
SD: 0.02
VS = ±15V
Figure 36. Input Bias Current Distribution
1000
800
600
400
200
0
07037-033
INPUT OFFSET VOLTAGE (µV)
COUNT
0–30–60 30 1209060
N = 6180
MEAN: 27
SD: 20
V
S
= ±15V
Figure 37. Input Offset Voltage Distribution, VS = ±15 V
Rev. E | Page 12 of 20
Data Sheet ADA4898-1/ADA4898-2
TEST CIRCUITS
IN
V
OUT
10µF
+V
S
–V
S
49.9Ω
R
L
0.1µF
0.1µF
+
10µF
07037-052
+
Figure 38. Typical Noninverting Load Configuration
V
OUT
0.1µF
49.9Ω
+V
S
–V
S
R
L
10µF
+
AC
07037-053
Figure 39. Positive Power Supply Rejection
IN V
OUT
10µF
+V
S
–V
S
1kΩ
1kΩ
1kΩ
1kΩ53.6Ω
R
L
+
10µF
+
07037-054
0.1µF
0.1µF
Figure 40. Common-Mode Rejection
IN
VOUT
10µF
+VS
–VS
RGRF
49.9Ω
RL
CL
+
10µF
07037-055
+
0.1µF
0.1µF
Figure 41. Typical Capacitive Load Configuration
0.1µF
V
OUT
+V
S
–V
S
R
L
10µF
+
AC
49.9Ω
07037-056
Figure 42. Negative Power Supply Rejection
07037-139
+V
S
–V
S
+I
B
–I
B
200Ω
1kΩ
V
CONTROL
R
IN
= 20Ω R
F
= 1kΩ
IN-AMP
V
OUT
Figure 43.DC Test Circuit
Rev. E | Page 13 of 20
ADA4898-1/ADA4898-2 Data Sheet
THEORY OF OPERATION
The ADA4898-1/ADA4898-2 are voltage feedback op amps that
combine unity gain stability with 0.9 nV/√Hz input noise. They
employ a highly linear input stage that can maintain greater
than −90 dBc (at 2 V p-p) distortion out to 600 kHz while in a
unity-gain configuration. This rare combination of unity gain
stability, low input-referred noise, and extremely low distortion
is the result of Analog Devices, Inc., proprietary op amp
architecture and high voltage bipolar processing technology.
The simplified ADA4898-1/ADA4898-2 topology, shown in
Figure 44, is a single gain stage with a unity-gain output buffer. It
has over 100 dB of open-loop gain and maintains precision
specifications, such as CMRR, PSRR, and offset, to levels that are
normally associated with topologies having two or more gain
stages.
BUFFERg
m
C
C
R1
R
L
V
OUT
07037-041
Figure 44. Topology
PD (POWER-DOWN) PIN FOR THE ADA4898-1
The PD pin saves power by decreasing the quiescent power
dissipated in the device. It is very useful when power is an issue
and the device does not need to be turned on at all times. The
response of the device is rapid when going from power-down
mode to full power operation mode. Note that PD does not put
the output in a high-Z state, which means that the ADA4898-1/
ADA4898-2 are not recommended for use as multiplexers.
Leaving the PD pin floating keeps the amplifier in full power
operation mode.
Table 7. Power-Down Voltage Control
PD Pin ±15 V ±10 V ±5 V
Power-Down Mode ≤−14 V ≤−9 V ≤−4 V
Rev. E | Page 14 of 20
Data Sheet ADA4898-1/ADA4898-2
APPLICATIONS INFORMATION
HIGHER FEEDBACK RESISTOR GAIN OPERATION
The ADA4898-1/ADA4898-2 schematic for the noninverting
gain configuration shown in Figure 45 is nearly a textbook
example. The only exception is the feedback capacitor in
parallel with the feedback resistor, RF, but this capacitor is
recommended only when using a large RF value (>300 Ω).
Figure 46 shows the difference between using a 100 Ω resistor
and a 1 kΩ feedback resistor. Due to the high input capacitance in
the ADA4898-1/ADA4898-2 when using a higher feedback
resistor, more peaking appears in the closed-loop gain. Using
the lower feedback resistor resolves this issue; however, when
running at higher supplies (±15 V) with an RF of 100 Ω, the
system draws a lot of extra current into the feedback network.
To avoid this problem, a higher feedback resistor can be used
with a feedback capacitor in parallel. Figure 46 shows the effect of
placing a feedback capacitor in parallel with a larger RF. In this
gain-of-2 configuration, RF = RG = 1 kΩ and CF = 2.7 pF. When
using CF, the peaking drops from 6 dB to less than 2 dB.
07037-043
VIN
VOUT
10µF
+VS
–VS
RT
RL
+
10µF
+
CF
RF
RF
0.1µF
0.1µF
Figure 45. Noninverting Gain Schematic
–15
–12
–9
–6
–3
0
3
6
9
12
07037-044
FREQUENCY (Hz)
CLOSED-LOOP GAIN (dB)
100k 10M
1M 100M
R
F
= 1kΩ, C
F
= 2.7pF
R
F
= 1kΩ
R
F
= 100Ω
G = +2
R
L
= 1kΩ
V
S
= ±15V
Figure 46. Small Signal Frequency Response for
Various Feedback Impedances
RECOMMENDED VALUES FOR VARIOUS GAINS
Table 8 provides a useful reference for determining various gains
and associated performance. RF is set to 100 Ω for gains greater
than 1. A low feedback RF resistor value reduces peaking and
minimizes the contribution to the overall noise performance
of the amplifier.
Table 8. Gains and Recommended Resistor Values Associated with Them (Conditions: VS = ±5 V, TA = 25°C, RL = 1 kΩ, RT = 49.9 Ω)
Gain RF (Ω) RG (Ω)
−3 dB SS BW (MHz),
VOUT = 100 mV p-p
Slew Rate (V/µs),
VOUT = 2 V Step
ADA4898-1/ADA4898-2
Voltage Noise (nV/√Hz), RTO
Total System Noise
(nV/√Hz), RTO
+1 0 Not applicable 65 55 0.9 1.29
+2 100 100 30 50 1.8 3.16
+5 100 24.9 9 45 4.5 7.07
Rev. E | Page 15 of 20
ADA4898-1/ADA4898-2 Data Sheet
NOISE
To analyze the noise performance of an amplifier circuit, identify
the noise sources, and then determine if each source has a
significant contribution to the overall noise performance of the
amplifier. To simplify the noise calculations, noise spectral densities
were used rather than actual voltages to leave bandwidth out of the
expressions. Noise spectral density, which is generally expressed
in nV/√Hz, is equivalent to the noise in a 1 Hz bandwidth.
The noise model shown in Figure 47 has six individual noise
sources: the Johnson noise of the three resistors, the op amp
voltage noise, and the current noise in each input of the amplifier.
Each noise source has its own contribution to the noise at the
output. Noise is generally specified as referring to input (RTI),
but it is often simpler to calculate the noise referred to the
output (RTO) and then divide by the noise gain to obtain the RTI
noise.
GAIN FROM
B TO OUTPUT = – R2
R1
GAIN FROM
A TO OUTPUT =
NOISE GAIN =
NG = 1 + R2
R1
I
N–
V
N
V
N, R1
V
N, R3
R1
R2
I
N+
R3
4kTR2
4kTR1
4kTR3
V
N, R2
B
A
V
N2
+ 4kTR3 + 4kTR1 R2
2
R1 + R2
I
N+2
R3
2
+ I
N–2
R1 × R2
2
+ 4kTR2 R1
2
R1 + R2 R1 + R2
RTI NOISE =
RTO NOISE = NG × RTI NOISE
V
OUT
+
07037-045
Figure 47. Op Amp Noise Analysis Model
All resistors have a Johnson noise that is calculated by
)(4kBTR
where:
k is Boltzmann’s constant (1.38 × 10−23 J/K).
B is the bandwidth in Hertz.
T is the absolute temperature in Kelvin.
R is the resistance in ohms.
A simple relationship that is easy to remember is that a 50 Ω
resistor generates a Johnson noise of 1 nV/√Hz at 25°C.
In applications where noise sensitivity is critical, care must be
taken not to introduce other significant noise sources to the
amplifier. Each resistor is a noise source. Attention to the
following areas is critical to maintain low noise performance:
design, layout, and component selection. A summary of noise
performance for the amplifier and associated resistors is shown
in Table 8.
CIRCUIT CONSIDERATIONS
Careful and deliberate attention to detail when laying out the
ADA4898-1/ADA4898-2 boards yields optimal performance.
Power supply bypassing, parasitic capacitance, and component
selection all contribute to the overall performance of the
amplifier.
PCB LAYOUT
Because the ADA4898-1/ADA4898-2 have small signal
bandwidths of 65 MHz, it is essential that high frequency board
layout techniques be employed. All ground and power planes
under the pins of the ADA4898-1/ADA4898-2 should be cleared
of copper to prevent the formation of parasitic capacitance between
the input pins to ground and the output pins to ground. A single
mounting pad on a SOIC footprint can add as much as 0.2 pF of
capacitance to ground if the ground plane is not cleared from
under the mounting pads.
POWER SUPPLY BYPASSING
Power supply bypassing for the ADA4898-1/ADA4898-2 has
been optimized for frequency response and distortion
performance. Figure 45 shows the recommended values and
location of the bypass capacitors. Power supply bypassing is
critical for stability, frequency response, distortion, and PSR
performance. The 0.1 µF capacitors shown in Figure 45 should be
as close to the supply pins of the ADA4898-1/ADA4898-2 as
possible. The 10 µF electrolytic capacitors should be adjacent to,
but not necessarily close to, the 0.1 µF capacitors. The capacitor
between the two supplies helps improve PSR and distortion
performance. In some cases, additional paralleled capacitors can
help improve frequency and transient response.
GROUNDING
Ground and power planes should be used where possible. Ground
and power planes reduce the resistance and inductance of the
power planes and ground returns. The returns for the input
and output terminations, bypass capacitors, and RG should all
be kept as close to the ADA4898-1/ADA4898-2 as possible. The
output load ground and the bypass capacitor grounds should be
returned to the same point on the ground plane to minimize
parasitic trace inductance, ringing, and overshoot and to
improve distortion performance.
The ADA4898-1/ADA4898-2 package features an exposed paddle.
For optimum electrical and thermal performance, solder this
paddle to a negative supply plane.
Rev. E | Page 16 of 20
Data Sheet ADA4898-1/ADA4898-2
OUTLINE DIMENSIONS
COMPLIANT TO JEDEC STANDARDS MS-012-A A
06-02-2011-B
1.27
0.40
1.75
1.35
2.29
2.29
0.356
0.457
4.00
3.90
3.80
6.20
6.00
5.80
5.00
4.90
4.80
0.10 MAX
0.05 NOM
3.81 REF
0.25
0.17
8°
0°
0.50
0.25
45°
COPLANARITY
0.10
1.04 REF
8
14
5
1.27 BSC
SEATING
PLANE
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
SECTION OF THIS DATA SHEET.
BOTTOM VIEW
TOP VIEW
0.51
0.31
1.65
1.25
Figure 48. 8-Lead Standard Small Outline Package with Exposed Pad [SOIC_N_EP]
(RD-8-1)
Dimensions shown in millimeters
COMPLIANT TO JEDEC STANDARDS MS-012-A A
06-03-2011-B
1.27
0.40
1.75
1.35
2.41
0.356
0.457
4.00
3.90
3.80
6.20
6.00
5.80
5.00
4.90
4.80
0.10 MAX
0.05 NOM
3.81 REF
0.25
0.17
8°
0°
0.50
0.25
45°
COPLANARITY
0.10
1.04 REF
8
14
5
1.27 BSC
SEATING
PLANE
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
SECTION OF THIS DATA SHEET.
BOTTOM VIEW
TOP VIEW
0.51
0.31
1.65
1.25
3.098
Figure 49. 8-Lead Standard Small Outline Package with Exposed Pad [SOIC_N_EP]
(RD-8-2)
Dimensions shown in millimeters
ORDERING GUIDE
Model1 Temperature Range Package Description Package Option Ordering Quantity
ADA4898-1YRDZ −40°C to +105°C 8-Lead SOIC_N_EP RD-8-1 98
ADA4898-1YRDZ-R7 −40°C to +105°C 8-Lead SOIC_N_EP RD-8-1 1,000
ADA4898-1YRDZ-RL −40°C to +105°C 8-Lead SOIC_N_EP RD-8-1 2,500
ADA4898-2YRDZ −40°C to +105°C 8-Lead SOIC_N_EP RD-8-2 98
ADA4898-2YRDZ-R7 −40°C to +105°C 8-Lead SOIC_N_EP RD-8-2 1,000
ADA4898-2YRD-EBZ Evaluation Board
1 Z = RoHS Compliant Part.
Rev. E | Page 17 of 20
ADA4898-1/ADA4898-2 Data Sheet
NOTES
Rev. E | Page 18 of 20
Data Sheet ADA4898-1/ADA4898-2
NOTES
Rev. E | Page 19 of 20
