LNK302/304-306
LinkSwitch-TN Family
www.power.com August 2016
Lowest Component Count, Energy-Efcient
Off-Line Switcher IC
This Product is Covered by Patents and/or Pending Patent Applications.
Output Current Table1
Product4230 VAC ±15% 85-265 VAC
MDCM2CCM3MDCM2CCM3
LNK302P/G/D 63 mA 80 mA 63 mA 80 mA
LNK304P/G/D 120 mA 170 mA 120 mA 170 mA
LNK305P/G/D 175 mA 280 mA 175 mA 280 mA
LNK306P/G/D 225 mA 360 mA 225 mA 360 mA
Table 1. Output Current Table.
Notes:
1. Typical output current in a non-isolated buck converter. Output power capability
depends on respective output voltage. See Key Applications Considerations
Section for complete description of assumptions, including fully discontinuous
conduction mode (DCM) operation.
2. Mostly discontinuous conduction mode.
3. Continuous conduction mode.
4. Packages: P: DIP-8B, G: SMD-8B, D: SO-8C.
Product Highlights
Cost Effective Linear/Cap Dropper Replacement
Lowest cost and component count buck converter solution
Fully integrated auto-restart for short-circuit and open loop
fault protection – saves external component costs
LNK302 uses a simplified controller without auto-restart for
very low system cost
66 kHz operation with accurate current limit – allows low cost
off-the-shelf 1 mH inductor for up to 120 mA output current
Tight tolerances and negligible temperature variation
High breakdown voltage of 700 V provides excellent input
surge withstand
Frequency jittering dramatically reduces EMI (~10 dB)
Minimizes EMI filter cost
High thermal shutdown temperature (+135 °C minimum)
Much Higher Performance Over Discrete Buck and
Passive Solutions
Supports buck, buck-boost and flyback topologies
System level thermal overload, output short-circuit and open
control loop protection
Excellent line and load regulation even with typical configuration
High bandwidth provides fast turn-on with no overshoot
Current limit operation rejects line ripple
Universal input voltage range (85 VAC to 265 VAC)
Built-in current limit and hysteretic thermal protection
Higher efficiency than passive solutions
Higher power factor than capacitor-fed solutions
Entirely manufacturable in SMD
EcoSmart– Extremely Energy Efficient
Consumes typically only 50/80 mW in self-powered buck
topology at 115/230 VAC input with no-load (opto feedback)
Consumes typically only 7/12 mW in flyback topology with
external bias at 115/230 VAC input with no-load
Meets California Energy Commission (CEC), Energy Star, and
EU requirements
Applications
Appliances and timers
LED drivers and industrial controls
Description
LinkSwitch™-TN is specifically designed to replace all linear and
capacitor-fed (cap dropper) non-isolated power supplies in the
under 360 mA output current range at equal system cost while
offering much higher performance and energy efficiency.
LinkSwitch-TN devices integrate a 700 V power MOSFET,
oscillator, simple On/Off control scheme, a high-voltage switched
current source, frequency jittering, cycle-by-cycle current limit
Figure 1. Typical Buck Converter Application (See Application Examples Section
for Other Circuit Configurations).
and thermal shutdown circuitry onto a monolithic IC. The start-up
and operating power are derived directly from the voltage on the
DRAIN pin, eliminating the need for a bias supply and associated
circuitry in buck or flyback converters. The fully integrated
auto-restart circuit in the LNK304-306 safely limits output power
during fault conditions such as short-circuit or open loop,
reducing component count and system-level load protection
cost. A local supply provided by the IC allows use of a non-
safety graded optocoupler acting as a level shifter to further
enhance line and load regulation performance in buck and
buck-boost converters, if required.
DC
Output
Wide Range
High-Voltage
DC Input
PI-3492-041509
+
+
FB BP
SD
LinkSwitch-TN
Rev. M 08/16
2
LNK302/304-306
www.power.com
Figure 2a. Functional Block Diagram (LNK302).
PI-3904-032213
CLOCK
JITTER
OSCILLATOR
5.8 V
4.85 V
SOURCE
(S)
S
R
Q
DCMAX
BYPASS
(BP)
+
-
VILIMIT
LEADING
EDGE
BLANKING
THERMAL
SHUTDOWN
+
-
DRAIN
(D)
REGULATOR
5.8 V
BYPASS PIN
UNDERVOLTAGE
CURRENT LIMIT
COMPARATOR
FEEDBACK
(FB)
Q
6.3 V
1.65 V -VT
PI-2367-032213
CLOCK
JITTER
OSCILLATOR
5.8 V
4.85 V
SOURCE
(S)
S
R
Q
DCMAX
BYPASS
(BP)
FAULT
PRESENT
+
-
VILIMIT
LEADING
EDGE
BLANKING
THERMAL
SHUTDOWN
+
-
DRAIN
(D)
BYPASS PIN
UNDERVOLTAGE
CURRENT LIMIT
COMPARATOR
FEEDBACK
(FB)
Q
6.3 V
RESET
AUTO-
RESTART
COUNTER
1.65 V -VT
CLOCK
REGULATOR
5.8 V
Figure 2b. Functional Block Diagram (LNK304-306).
Rev. M 08/16
3
LNK302/304-306
www.power.com
Pin Functional Description
DRAIN (D) Pin:
Power MOSFET drain connection. Provides internal operating
current for both start-up and steady-state operation.
BYPASS (BP) Pin:
Connection point for a 0.1 mF external bypass capacitor for the
internally generated 5.8 V supply.
FEEDBACK (FB) Pin:
During normal operation, switching of the power MOSFET is
controlled by this pin. MOSFET switching is terminated when a
current greater than 49 mA is delivered into this pin.
SOURCE (S) Pin:
This pin is the power MOSFET source connection. It is also the
ground reference for the BYPASS and FEEDBACK pins.
LinkSwitch-TN Functional Description
LinkSwitch-TN combines a high-voltage power MOSFET switch
with a power supply controller in one device. Unlike conventional
PWM (pulse width modulator) controllers, LinkSwitch-TN uses a
simple ON/OFF control to regulate the output voltage. The
LinkSwitch-TN controller consists of an oscillator, feedback
(sense and logic) circuit, 5.8 V regulator, BYPASS pin
undervoltage circuit, over-temperature protection, frequency
jittering, current limit circuit, leading edge blanking and a 700 V
power MOSFET. The LinkSwitch-TN incorporates additional
circuitry for auto-restart.
Oscillator
The typical oscillator frequency is internally set to an average of
66 kHz. Two signals are generated from the oscillator: the
maximum duty cycle signal (DCMAX) and the clock signal that
indicates the beginning of each cycle.
The LinkSwitch-TN oscillator incorporates circuitry that
introduces a small amount of frequency jitter, typically 4 kHz
peak-to-peak, to minimize EMI emission. The modulation rate
of the frequency jitter is set to 1 kHz to optimize EMI reduction
for both average and quasi-peak emissions. The frequency
jitter should be measured with the oscilloscope triggered at the
falling edge of the DRAIN waveform. The waveform in Figure 4
illustrates the frequency jitter of the LinkSwitch-TN.
Feedback Input Circuit
The feedback input circuit at the FEEDBACK pin consists of a
low impedance source follower output set at 1.65 V. When the
current delivered into this pin exceeds 49 mA, a low logic level
(disable) is generated at the output of the feedback circuit. This
output is sampled at the beginning of each cycle on the rising
edge of the clock signal. If high, the power MOSFET is turned
on for that cycle (enabled), otherwise the power MOSFET
remains off (disabled). Since the sampling is done only at the
beginning of each cycle, subsequent changes in the FEEDBACK
pin voltage or current during the remainder of the cycle are ignored.
5.8 V Regulator and 6.3 V Shunt Voltage Clamp
The 5.8 V regulator charges the bypass capacitor connected to
the BYPASS pin to 5.8 V by drawing a current from the voltage
on the DRAIN, whenever the MOSFET is off. The BYPASS pin
is the internal supply voltage node for the LinkSwitch-TN. When
the MOSFET is on, the LinkSwitch-TN runs off of the energy
stored in the bypass capacitor. Extremely low power consumption
of the internal circuitry allows the LinkSwitch-TN to operate
continuously from the current drawn from the DRAIN pin. A
bypass capacitor value of 0.1 mF is sufficient for both high
frequency decoupling and energy storage.
In addition, there is a 6.3 V shunt regulator clamping the
BYPASS pin at 6.3 V when current is provided to the BYPASS
pin through an external resistor. This facilitates powering of
LinkSwitch-TN externally through a bias winding to decrease
the no-load consumption to about 50 mW.
BYPASS Pin Undervoltage
The BYPASS pin undervoltage circuitry disables the power
MOSFET when the BYPASS pin voltage drops below 4.85 V.
Once the BYPASS pin voltage drops below 4.85 V, it must rise
back to 5.8 V to enable (turn-on) the power MOSFET.
Over-Temperature Protection
The thermal shutdown circuitry senses the die temperature.
The threshold is set at 142 °C typical with a 75 °C hysteresis.
When the die temperature rises above this threshold (142 °C)
the power MOSFET is disabled and remains disabled until the
die temperature falls by 75 °C, at which point it is re-enabled.
Current Limit
The current limit circuit senses the current in the power MOSFET.
When this current exceeds the internal threshold (ILIMIT), the
power MOSFET is turned off for the remainder of that cycle.
The leading edge blanking circuit inhibits the current limit
comparator for a short time (tLEB) after the power MOSFET is
turned on. This leading edge blanking time has been set so
that current spikes caused by capacitance and rectifier reverse
recovery time will not cause premature termination of the
switching pulse.
PI-5422-060613
3a
FB D
S
BP
S
S
S
P Package (DIP-8B)
G Package (SMD-8B) D Package (SO-8C)
8
5
7
1
4
2
3
3b
BP
FB
D
1
2
4
8
7
6
5
S
S
S
S
Figure 3. Pin Configuration.
Rev. M 08/16
4
LNK302/304-306
www.power.com
Auto-Restart (LNK304-306 Only)
In the event of a fault condition such as output overload, output
short, or an open-loop condition, LinkSwitch-TN enters into
auto-restart operation. An internal counter clocked by the
oscillator gets reset every time the FEEDBACK pin is pulled
high. If the FEEDBACK pin is not pulled high for 50 ms, the
power MOSFET switching is disabled for 800 ms. The auto-
restart alternately enables and disables the switching of the
power MOSFET until the fault condition is removed.
Applications Example
A 1.44 W Universal Input Buck Converter
The circuit shown in Figure 5 is a typical implementation of a
12 V, 120 mA non-isolated power supply used in appliance
control such as rice cookers, dishwashers or other white goods.
This circuit may also be applicable to other applications such as
night-lights, LED drivers, electricity meters, and residential
heating controllers, where a non-isolated supply is acceptable.
The input stage comprises fusible resistor RF1, diodes D3 and
D4, capacitors C4 and C5, and inductor L2. Resistor RF1 is a
flame proof, fusible, wire wound resistor. It accomplishes
several functions: a) Inrush current limitation to safe levels for
rectifiers D3 and D4; b) Differential mode noise attenuation; c)
Input fuse should any other component fail short-circuit
(component fails safely open-circuit without emitting smoke, fire
or incandescent material).
The power processing stage is formed by the LinkSwitch-TN,
freewheeling diode D1, output choke L1, and the output capacitor
C2. The LNK304 was selected such that the power supply
operates in the mostly discontinuous-mode (MDCM). Diode D1
is an ultrafast diode with a reverse recovery time (tRR) of
approximately 75 ns, acceptable for MDCM operation. For
continuous conduction mode (CCM) designs, a diode with a trr
of 35 ns is recommended. Inductor L1 is a standard off-the-
shelf inductor with appropriate RMS current rating (and acceptable
temperature rise). Capacitor C2 is the output filter capacitor; its
primary function is to limit the output voltage ripple. The output
voltage ripple is a stronger function of the ESR of the output
capacitor than the value of the capacitor itself.
To a first order, the forward voltage drops of D1 and D2 are
identical. Therefore, the voltage across C3 tracks the output
voltage. The voltage developed across C3 is sensed and
regulated via the resistor divider R1 and R3 connected to U1s
FEEDBACK pin. The values of R1 and R3 are selected such
that, at the desired output voltage, the voltage at the
FEEDBACK pin is 1.65 V.
Regulation is maintained by skipping switching cycles. As the
output voltage rises, the current into the FEEDBACK pin will
rise. If this exceeds IFB then subsequent cycles will be skipped
until the current reduces below IFB. Thus, as the output load is
reduced, more cycles will be skipped and if the load increases,
fewer cycles are skipped. To provide overload protection if no
cycles are skipped during a 50 ms period, LinkSwitch-TN will
enter auto-restart (LNK304-306), limiting the average output
power to approximately 6% of the maximum overload power.
Due to tracking errors between the output voltage and the
voltage across C3 at light load or no-load, a small pre-load may
be required (R4). For the design in Figure 5, if regulation to zero
load is required, then this value should be reduced to 2.4 k.
600
02
0
68 kHz
64 kHz
VDRAIN
Time (
µ
s)
PI-3660-081303
50
0
40
0
30
0
20
0
10
0
0
Figure 4. Frequency Jitter.
RTN
12 V,
120 mA
85-265
VAC
PI-3757-041509
FB BP
S
D
LinkSwitch-TN
C4
4.7 µF
400 V
C1
100 nF
D4
1N4007
D3
1N4007
D1
UF4005
LNK304
D2
1N4005GP
C2
100 µF
16 V
RF1
8.2
2 W
R1
13.0 k
1%
R3
2.05 k
1%
L2
1 mH
L1
1 mH
280 mA
C5
4.7 µF
400 V
C3
10 µF
35 V
R4
3.3 k
Figure 5. Universal Input, 12 V, 120 mA Constant Voltage Power Supply Using LinkSwitch-TN.
Rev. M 08/16
5
LNK302/304-306
www.power.com
+
PI-3750-061715
C2
L1
L2
R1
R3
RF1 D3
D4
D2
D1
C1
C3C5C4
Optimize hatched copper areas ( ) for heat sinking and EMI.
D
S
S
FB
BP
S
S
LinkSwitch-TN
AC
INPUT DC
OUTPUT
AC
INPUT
+
DC
OUTPUT
PI-4546-041509
Optimize hatched copper areas ( ) for heatsinking and EMI.
S
S
S
S
BP
FB
D1
C2
R3
RF1 D3
D4
D2
R1
C1
C4 C5 C3
LinkSwitch-TN
L2
L1
D
Figure 6a. Recommended Printed Circuit Layout for LinkSwitch-TN in a Buck Converter Configuration using P or G Package.
Key Application Considerations
LinkSwitch-TN Design Considerations
Output Current Table
Data sheet maximum output current table (Table 1) represents
the maximum practical continuous output current for both
mostly discontinuous conduction mode (MDCM) and continuous
conduction mode (CCM) of operation that can be delivered
from a given LinkSwitch-TN device under the following
assumed conditions:
1. Buck converter topology.
2. The minimum DC input voltage is ≥70 V. The value of input
capacitance should be large enough to meet this criterion.
3. For CCM operation a KRP* of 0.4.
4. Output voltage of 12 VDC.
5. Efficiency of 75%.
6. A catch/freewheeling diode with tRR 75 ns is used for MDCM
operation and for CCM operation, a diode with tRR 35 ns is
used.
7. The part is board mounted with SOURCE pins soldered to a
sufficient area of copper to keep the SOURCE pin tempera-
ture at or below 100 °C.
*KRP is the ratio of ripple to peak inductor current.
LinkSwitch-TN Selection and Selection Between
MDCM and CCM Operation
Select the LinkSwitch-TN device, freewheeling diode and
output inductor that gives the lowest overall cost. In general,
MDCM provides the lowest cost and highest efficiency converter.
CCM designs require a larger inductor and ultrafast (tRR 35 ns)
freewheeling diode in all cases. It is lower cost to use a larger
LinkSwitch-TN in MDCM than a smaller LinkSwitch-TN in CCM
because of the additional external component costs of a CCM
design. However, if the highest output current is required, CCM
should be employed following the guidelines below.
Topology Options
LinkSwitch-TN can be used in all common topologies, with or
without an optocoupler and reference to improve output voltage
tolerance and regulation. Table 2 provide a summary of these
configurations. For more information see the Application Note
– LinkSwitch-TN Design Guide.
Figure 6b. Recommended Printed Circuit Layout for LinkSwitch-TN in a Buck Converter Configuration using D Package to Bottom Side of the Board.
Rev. M 08/16
6
LNK302/304-306
www.power.com
Table 2. Common Circuit Configurations Using LinkSwitch-TN. (continued on next page)
Topology Basic Circuit Schematic Key Features
High-Side
Buck –
Direct
Feedback
1. Output referenced to input
2. Positive output (VO) with respect to -VIN
3. Step down – VO < VIN
4. Low cost direct feedback (±10% typ.)
5. Requires an output load to maintain regulation
High-Side
Buck –
Optocoupler
Feedback
1. Output referenced to input
2. Positive output (VO) with respect to -VIN
3. Step down – VO < VIN
4. Optocoupler feedback
- Accuracy only limited by reference choice
- Low cost non-safety rated optocoupler
- No pre-load required
5. Minimum no-load consumption
Low-Side
Buck –
Optocoupler
Feedback
1. Output referenced to input
2. Negative output (VO) with respect to +VIN
3. Step down – VO < VIN
4. Optocoupler feedback
- Accuracy only limited by reference choice
- Low cost non-safety rated optocoupler
- No pre-load required
- Ideal for driving LEDs
Low-Side
Buck –
Constant
Current LED
Driver
High-Side
Buck-Boost –
Direct
Feedback
1. Output referenced to input
2. Negative output (VO) with respect to +VIN
3. Step up/down – VO > VIN or VO < VIN
4. Low cost direct feedback (±10% typ.)
5. Fail-safe – output is not subjected to input
voltage if the internal power MOSFET fails
6. Ideal for driving LEDs – better accuracy and
temperature stability than Low-side Buck
constant current LED driver
7. Requires an output load to maintain regulation
High-Side
Buck-Boost –
Constant
Current LED
Driver
VO
VIN
PI-3751-041509
+
+
FB BP
S
D
LinkSwitch-TN
LinkSwitch-TN
PI-3752-041509
+
+
BP
FB
DS
VO
VIN
LinkSwitch-TN
PI-3753-041509
+ +
BP FB
D
S
V
O
VIN
LinkSwitch-TN
PI-3754-041509
+
+
BP FB
D
S
VIN
IO
R =
VF
VF
IO
VO
VIN
PI-3755-041509
+
+
FB BP
S
D
LinkSwitch-TN
RSENSE =
RSENSE
300
2 k
2 V
IO
IO
100 nF
10 µF
50 V
VIN
PI-3779-041509
+
FB BP
S
D
LinkSwitch-TN
Rev. M 08/16
7
LNK302/304-306
www.power.com
Table 2 (cont). Common Circuit Configurations Using LinkSwitch-TN.
Topology Basic Circuit Schematic Key Features
Low-Side
Buck-Boost –
Optocoupler
Feedback
1. Output referenced to input
2. Positive output (VO) with respect to +VIN
3. Step up/down – VO > VIN or VO < VIN
4. Optocoupler feedback
- Accuracy only limited by reference choice
- Low cost non-safety rated optocoupler
- No pre-load required
5. Fail-safe – output is not subjected to input
voltage if the internal power MOSFET fails
6. Minimum no-load consumption
LinkSwitch-TN
PI-3756-041509
+
BP FB
D
S
VO
VIN
+
Component Selection
Referring to Figure 5, the following considerations may be
helpful in selecting components for a LinkSwitch-TN design.
Freewheeling Diode D1
Diode D1 should be an ultrafast type. For MDCM, reverse
recovery time tRR 75 ns should be used at a temperature of
70 °C or below. Slower diodes are not acceptable, as continuous
mode operation will always occur during startup, causing high
leading edge current spikes, terminating the switching cycle
prematurely, and preventing the output from reaching regulation.
If the ambient temperature is above 70 °C then a diode with tRR
35 ns should be used.
For CCM an ultrafast diode with reverse recovery time tRR 35 ns
should be used. A slower diode may cause excessive leading
edge current spikes, terminating the switching cycle prematurely
and preventing full power delivery.
Fast and slow diodes should never be used as the large reverse
recovery currents can cause excessive power dissipation in the
diode and/or exceed the maximum drain current specification
of LinkSwitch-TN.
Feedback Diode D2
Diode D2 can be a low-cost slow diode such as the 1N400X
series, however it should be specified as a glass passivated
type to guarantee a specified reverse recovery time. To a first
order, the forward drops of D1 and D2 should match.
Inductor L1
Choose any standard off-the-shelf inductor that meets the
design requirements. A “drum” or “dog bone” “I” core inductor
is recommended with a single ferrite element due to its low cost
and very low audible noise properties. The typical inductance
value and RMS current rating can be obtained from the
LinkSwitch-TN design spreadsheet available within the PI Expert
design suite from Power Integrations. Choose L1 greater than
or equal to the typical calculated inductance with RMS current
rating greater than or equal to calculated RMS inductor current.
Capacitor C2
The primary function of capacitor C2 is to smooth the inductor
current. The actual output ripple voltage is a function of this
capacitor’s ESR. To a first order, the ESR of this capacitor
should not exceed the rated ripple voltage divided by the typical
current limit of the chosen LinkSwitch-TN.
Feedback Resistors R1 and R3
The values of the resistors in the resistor divider formed by R1
and R3 are selected to maintain 1.65 V at the FEEDBACK pin. It
is recommended that R3 be chosen as a standard 1% resistor
of 2 k. This ensures good noise immunity by biasing the
feedback network with a current of approximately 0.8 mA.
Feedback Capacitor C3
Capacitor C3 can be a low cost general purpose capacitor. It
provides a “sample and hold” function, charging to the output
voltage during the off time of LinkSwitch-TN. Its value should
be 10 mF to 22 mF; smaller values cause poorer regulation at
light load conditions.
Pre-Load Resistor R4
In high-side, direct feedback designs where the minimum load
is <3 mA, a pre-load resistor is required to maintain output
regulation. This ensures sufficient inductor energy to pull the
inductor side of the feedback capacitor C3 to input return via
D2. The value of R4 should be selected to give a minimum
output load of 3 mA.
In designs with an optocoupler the Zener or reference bias
current provides a 1 mA to 2 mA minimum load, preventing
“pulse bunching” and increased output ripple at zero load.
LinkSwitch-TN Layout Considerations
In the buck or buck-boost converter configuration, since the
SOURCE pins in LinkSwitch-TN are switching nodes, the
copper area connected to SOURCE should be minimized to
minimize EMI within the thermal constraints of the design.
In the boost configuration, since the SOURCE pins are tied to
DC return, the copper area connected to SOURCE can be
maximized to improve heat sinking.
The loop formed between the LinkSwitch-TN, inductor (L1),
freewheeling diode (D1), and output capacitor (C2) should be
kept as small as possible. The BYPASS pin capacitor C1
(Figure 6) should be located physically close to the SOURCE (S)
and BYPASS (BP) pins. To minimize direct coupling from
switching nodes, the LinkSwitch-TN should be placed away
Rev. M 08/16
8
LNK302/304-306
www.power.com
from AC input lines. It may be advantageous to place capacitors
C4 and C5 in-between LinkSwitch-TN and the AC input. The
second rectifier diode D4 is optional, but may be included for
better EMI performance and higher line surge withstand
capability.
Quick Design Checklist
As with any power supply design, all LinkSwitch-TN designs
should be verified for proper functionality on the bench. The
following minimum tests are recommended:
1. Adequate DC rail voltage – check that the minimum DC input
voltage does not fall below 70 VDC at maximum load,
minimum input voltage.
2. Correct Diode Selection – UF400x series diodes are recom-
mended only for designs that operate in MDCM at an
ambient of 70 °C or below. For designs operating in
continuous conduction mode (CCM) and/or higher ambients,
then a diode with a reverse recovery time of 35 ns or better,
such as the BYV26C, is recommended.
3. Maximum drain current – verify that the peak drain current is
below the data sheet peak drain specification under worst-
case conditions of highest line voltage, maximum overload
(just prior to auto-restart) and highest ambient temperature.
4. Thermal check – at maximum output power, minimum input
voltage and maximum ambient temperature, verify that the
LinkSwitch-TN SOURCE pin temperature is 100 °C or below.
This figure ensures adequate margin due to variations in
RDS(ON) from part to part. A battery powered thermocouple
meter is recommended to make measurements when the
SOURCE pins are a switching node. Alternatively, the
ambient temperature may be raised to indicate margin to
thermal shutdown.
In a LinkSwitch-TN design using a buck or buck-boost converter
topology, the SOURCE pin is a switching node. Oscilloscope
measurements should therefore be made with probe grounded
to a DC voltage, such as primary return or DC input rail, and not
to the SOURCE pins. The power supply input must always be
supplied from an isolated source (e.g. via an isolation transformer).
Rev. M 08/16
9
LNK302/304-306
www.power.com
Absolute Maximum Ratings(1,5)
DRAIN Pin Voltage .............................................. -0.3 V to 700 V
DRAIN Pin Peak Current: LNK302 ...................... 200 (375) mA(2)
LNK304 ...................... 400 (750) mA(2)
LNK305 .................... 800 (1500) mA(2)
LNK306 .................. 1400 (2600) mA(2)
FEEDBACK Pin Voltage .......................................... -0.3 V to 9 V
FEEDBACK Pin Current ................................................. 100 mA
BYPASS Pin Voltage ............................................... -0.3 V to 9 V
Storage Temperature ..................................... -65 °C to 150 °C
Operating Junction Temperature(3) .................. -40 °C to 150 °C
Lead Temperature(4) ......................................................... 260 °C
Notes:
1. All voltages referenced to SOURCE, TA = 25 °C.
2. The higher peak DRAIN current is allowed if the DRAIN
to SOURCE voltage does not exceed 400 V.
3. Normally limited by internal circuitry.
4. 1/16 in. from case for 5 seconds.
5. Maximum ratings specified may be applied, one at a time,
without causing permanent damage to the product.
Exposure to Absolute Maximum Rating conditions for
extended periods of time may affect product reliability.
Thermal Resistance
Thermal Resistance: P or G Package:
(qJA) ................................ 70 °C/W(3); 60 °C/W(4)
(qJC)(1) .................................................11 °C/W
D Package:
(qJA) ..................... ......... 100 °C/W(3); 80 °C/W(4)
(qJC)(2) .................................................30 °C/W
Notes:
1. Measured on pin 2 (SOURCE) close to plastic interface.
2. Measured on pin 8 (SOURCE) close to plastic interface.
3. Soldered to 0.36 sq. in. (232 mm2), 2 oz. (610 g/m2) copper clad.
4. Soldered to 1 sq. in. (645 mm2), 2 oz. (610 g/m2) copper clad.
Parameter Symbol
Conditions
SOURCE = 0 V; TJ = -40 to 125 °C
See Figure 7
(Unless Otherwise Specified)
Min Typ Max Units
Control Functions
Output
Frequency fOSC TJ = 25 °C
Average 62 66 70
kHz
Peak-Peak Jitter 4
Maximum Duty Cycle DCMAX S2 Open 66 69 72 %
FEEDBACK Pin Turnoff
Threshold Current IFB TJ = 25 °C 30 49 68 mA
FEEDBACK Pin Voltage
at Turnoff Threshold VFB 1.54 1.65 1.76 V
DRAIN Pin
Supply Current
IS1
VFB ≥2 V
(MOSFET Not Switching)
See Note A
160 220 mA
IS2
FEEDBACK Open
(MOSFET
Switching)
See Notes A, B
LNK302/304 200 260
mALNK305 220 280
LNK306 250 310
BYPASS Pin
Charge Current
ICH1
VBP = 0 V
TJ = 25 °C
LNK302/304 -5.5 -3.3 -1.8
mA
LNK305/306 -7.5 -4.6 -2.5
ICH2
VBP = 4 V
TJ = 25 °C
LNK302/304 -3.8 -2.3 -1.0
LNK305/306 -4.5 -3.3 -1.5
Rev. M 08/16
10
LNK302/304-306
www.power.com
Parameter Symbol
Conditions
SOURCE = 0 V; TJ = -40 to 125 °C
See Figure 7
(Unless Otherwise Specified)
Min Typ Max Units
Control Functions (cont.)
BYPASS Pin
Voltage VBP 5.55 5.8 6.10 V
BYPASS Pin
Voltage Hysteresis VBPH 0.8 0.95 1.2 V
BYPASS Pin
Supply Current IBPSC See Note D 68 mA
Circuit Protection
Current Limit ILIMIT (See
Note E)
di/dt = 55 mA/ms
TJ = 25 °C LNK302
126 136 146
mA
di/dt = 250 mA/ms
TJ = 25 °C 145 165 185
di/dt = 65 mA/ms
TJ = 25 °C LNK304
240 257 275
di/dt = 415 mA/ms
TJ = 25 °C 271 308 345
di/dt = 75 mA/ms
TJ = 25 °C LNK305
350 375 401
di/dt = 500 mA/ms
TJ = 25 °C 396 450 504
di/dt = 95 mA/ms
TJ = 25 °C LNK306
450 482 515
di/dt = 610 mA/ms
TJ = 25 °C 508 578 647
Minimum On Time tON(MIN)
LNK302/304 280 360 475
ns
LNK305 360 460 610
LNK306 400 500 675
Leading Edge
Blanking Time tLEB
TJ = 25 °C
See Note F 170 215 ns
Thermal Shutdown
Temperature TSD 135 142 150 °C
Thermal Shutdown
Hysteresis TSHD See Note G 75 °C
Rev. M 08/16
11
LNK302/304-306
www.power.com
Parameter Symbol
Conditions
SOURCE = 0 V; TJ = -40 to 125 °C
See Figure 7
(Unless Otherwise Specified)
Min Typ Max Units
Output
ON-State
Resistance RDS(ON)
LNK302
ID = 13 mA
TJ = 25 °C 48 55.2
TJ = 100 °C 76 88.4
LNK304
ID = 25 mA
TJ = 25 °C 24 27.6
TJ = 100 °C 38 44.2
LNK305
ID = 35 mA
TJ = 25 °C 12 13.8
TJ = 100 °C 19 22.1
LNK306
ID = 45 mA
TJ = 25 °C 7 8.1
TJ = 100 °C 11 12.9
OFF-State Drain
Leakage Current IDSS
VBP = 6.2 V, VFB ≥2 V,
VDS = 560 V,
TJ = 25 °C
LNK302/304 50
mA
LNK305 70
LNK306 90
Breakdown Voltage BVDSS
VBP = 6.2 V, VFB ≥2 V,
TJ = 25 °C 700 V
Rise Time tRMeasured in a Typical Buck
Converter Application
50 ns
Fall Time tF50 ns
DRAIN Pin
Supply Voltage 50 V
Output Enable Delay tEN See Figure 9 10 ms
Output Disable
Setup Time tDST 0.5 ms
Auto-Restart
ON-Time tAR
TJ = 25 °C
See Note H
LNK302 Not Applicable ms
LNK304-306 50
Auto-Restart
Duty Cycle DCAR
LNK302 Not Applicable %
LNK304-306 6
Notes:
A. Total current consumption is the sum of IS1 and IDSS when FEEDBACK pin voltage is ≥2 V (MOSFET not switching) and the sum of
IS2 and IDSS when FEEDBACK pin is shorted to SOURCE (MOSFET switching).
B. Since the output MOSFET is switching, it is difficult to isolate the switching current from the supply current at the DRAIN.
An alternative is to measure the BYPASS pin current at 6 V.
C. See Typical Performance Characteristics section Figure 14 for BYPASS pin start-up charging waveform.
D. This current is only intended to supply an optional optocoupler connected between the BYPASS and FEEDBACK
pins and not any other external circuitry.
E. For current limit at other di/dt values, refer to Figure 13.
F. This parameter is guaranteed by design.
G. This parameter is derived from characterization.
H. Auto-restart on time has the same temperature characteristics as the oscillator (inversely proportional to frequency).
Rev. M 08/16
12
LNK302/304-306
www.power.com
PI-3490-060204
50 V50 V
DFB
SS
SS
BP
S1
470 kΩ
S2
0.1 μF
470 Ω
5 W
PI-3707-112503
FB
tP
tEN
DCMAX
tP = 1
fOSC
VDRAIN
(internal signal)
Figure 7. LinkSwitch-TN General Test Circuit.
Figure 8. LinkSwitch-TN Duty Cycle Measurement. Figure 9. LinkSwitch-TN Output Enable Timing.
Rev. M 08/16
13
LNK302/304-306
www.power.com
Typical Performance Characteristics
200
300
350
400
250
0
042 86 10 12 14 16 18 20
DRAIN Voltage (V)
DRAIN Pin Current (mA)
PI-3661-060613
50
150
100
Scaling Factors:
LNK302 0.5
LNK304 1.0
LNK305 2.0
LNK306 3.4
25 °C
100 °C
Figure 14. BYPASS Pin Start-up Waveform.
1.1
1.0
0.9
-50 -25 0 25 50 75 100 125 150
Junction Temperature (°C)
Breakdown Voltage
(Normalized to 25 °C)
PI-2213-012301
6
5
4
3
2
1
0
00.2 0.4 0.6 0.8 1.0
Time (ms)
PI-2240-061715
BYPASS Pin Voltage (V)
7
Figure 10. Breakdown vs. Temperature.
Figure 12. Current Limit vs. Temperature at Normalized di/dt. Figure 13. Current Limit vs. di/dt.
Figure 15. Output Characteristics.
Figure 11. Frequency vs. Temperature.
Normalized di/dt
PI-3710-071204
Normalized Current Limit
1.0
1.2
1.4
0.8
0.6
0.4
0.2
0
123456
LNK302
LNK304
LNK305
LNK306
Normalized
di/dt = 1
55 mA/µs
65 mA/µs
75 mA/µs
95 mA/µs
Normalized
Current
Limit = 1
136 mA
257 mA
375 mA
482 mA
Temperature (°C)
PI-3709-111203
Current Limit
(Normalized to 25 °C)
1.0
1.2
1.4
0.8
0.6
0.4
0.2
0
-50 0 50 100 150
di/dt = 1
di/dt = 6
Normalized di/dt
Rev. M 08/16
14
LNK302/304-306
www.power.com
Figure 16. COSS vs. Drain Voltage.
Drain Voltage (V)
Drain Capacitance (pF)
PI-3711-071404
0 100 200 300 400 500 600
1
10
100
1000
LNK302 0.5
LNK304 1.0
LNK305 2.0
LNK306 3.4
Scaling Factors:
Typical Performance Characteristics (cont.)
Part Ordering Information
• LinkSwitch Product Family
• TN Series Number
• Package Identifier
G Plastic Surface Mount DIP
P Plastic DIP
D Plastic SO-8C
• Package Material
N Pure Matte Tin (RoHS Compliant)
G RoHS Compliant and Halogen Free (D package only)
• Tape & Reel and Other Options
Blank Standard Configurations
TL Tape and Reel, 1 k pcs minimum for G Package. 2.5 k pcs for D Package.
Not available for P Package.
LNK 304 G N - TL
Rev. M 08/16
15
LNK302/304-306
www.power.com
Notes:
1. Package dimensions conform to JEDEC specification
MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP)
package with .300 inch row spacing.
2. Controlling dimensions are inches. Millimeter sizes are
shown in parentheses.
3. Dimensions shown do not include mold flash or other
protrusions. Mold flash or protrusions shall not exceed
.006 (.15) on any side.
4. Pin locations start with Pin 1, and continue counter-clock-
wise to Pin 8 when viewed from the top. The notch and/or
dimple are aids in locating Pin 1. Pin 6 is omitted.
5. Minimum metal to metal spacing at the package body for
the omitted lead location is .137 inch (3.48 mm).
6. Lead width measured at package body.
7. Lead spacing measured with the leads constrained to be
perpendicular to plane T.
.008 (.20)
.015 (.38)
.300 (7.62) BSC
(NOTE 7)
.300 (7.62)
.390 (9.91)
.356 (9.05)
.387 (9.83)
.240 (6.10)
.260 (6.60)
.125 (3.18)
.145 (3.68)
.057 (1.45)
.068 (1.73)
.118 (3.00)
.140 (3.56)
.015 (.38)
MINIMUM
.048 (1.22)
.053 (1.35)
.100 (2.54) BSC
.014 (.36)
.022 (.56)
-E-
Pin 1
SEATING
PLANE
-D-
-T-
P08B
PDIP-8B (P Package)
PI-2551-081716
D S .004 (.10)
T E D S .010 (.25) M
(NOTE 6)
.137 (3.48)
MINIMUM
SMD-8B (G Package)
PI-2546-081716
.004 (.10)
.012 (.30)
.036 (0.91)
.044 (1.12)
.004 (.10)
0 -
° 8°
.356 (9.05)
.387 (9.83)
.048 (1.22) .009 (.23)
.053 (1.35)
.032 (.81)
.037 (.94)
.125 (3.18)
.145 (3.68)
-D-
Notes:
1. Controlling dimensions are
inches. Millimeter sizes are
shown in parentheses.
2. Dimensions shown do not
include mold flash or other
protrusions. Mold flash or
protrusions shall not exceed
.006 (.15) on any side.
3. Pin locations start with Pin 1,
and continue counter-clock-
wise to Pin 8 when viewed
from the top. Pin 6 is omitted.
4. Minimum metal to metal
spacing at the package body
for the omitted lead location
is .137 inch (3.48 mm).
5. Lead width measured at
package body.
6. D and E are referenced
datums on the package body.
.057 (1.45)
.068 (1.73)
(NOTE 5)
E S
.100 (2.54) (BSC)
.372 (9.45)
.240 (6.10) .388 (9.86)
.137 (3.48)
MINIMUM
.260 (6.60)
.010 (.25)
-E-
Pin 1
D S .004 (.10)
G08B
.420
.046 .060 .060 .046
.080
Pin 1
.086
.186
.286
Solder Pad Dimensions
Rev. M 08/16
16
LNK302/304-306
www.power.com
PI-4526-040110
D07C
3.90 (0.154) BSC
Notes:
1. JEDEC reference: MS-012.
2. Package outline exclusive of mold flash and metal burr.
3. Package outline inclusive of plating thickness.
4. Datums A and B to be determined at datum plane H.
5. Controlling dimensions are in millimeters. Inch dimensions
are shown in parenthesis. Angles in degrees.
0.20 (0.008) C
2X
14
5
8
26.00 (0.236) BSC
D
4
A
4.90 (0.193) BSC
2
0.10 (0.004) C
2X
D
0.10 (0.004) C2X
A-B
1.27 (0.050) BSC
7X 0.31 - 0.51 (0.012 - 0.020)
0.25 (0.010) MC A-B D
0.25 (0.010)
0.10 (0.004)
(0.049 - 0.065)
1.25 - 1.65
1.75 (0.069)
1.35 (0.053)
0.10 (0.004) C
7X
C
H
o
1.27 (0.050)
0.40 (0.016)
GAUGE
PLANE
0 - 8
1.04 (0.041) REF 0.25 (0.010)
BSC
SEATING
PLANE
0.25 (0.010)
0.17 (0.007)
DETAIL A
DETAIL A
C
SEATING PLANE
Pin 1 ID
B
4
+
++
4.90 (0.193)
1.27 (0.050) 0.60 (0.024)
2.00 (0.079)
Reference
Solder Pad
Dimensions
+
SO-8C (D Package)
Rev. M 08/16
17
LNK302/304-306
www.power.com
Revision Notes Date
C Release data sheet. 03/03
D Corrected Minimum On-Time. 01/04
E Added LNK302. 08/04
F Added lead-free ordering information. 12/04
G Minor error corrections. Renamed Feedback Pin Voltage Parameter to Feedback Pin Voltage at Turnoff Threshold and
removed condition. 03/05
H Added SO-8C package. 12/06
I Updated Part Ordering Information section with Halogen Free. 11/08
J Updated Key Features column in Table 2. Updated style of data sheet. 06/13
K Corrected unit for BYPASS Pin Supply Current at IBPSC. Updated with new Brand Style Logo. 06/15
LCorrected ILIMIT Condition value from millisecond to microsecond on page 10. 02/16
MUpdated PDIP-8B (P Package) and SMD-8B (G Package) per PCN-16232. 08/16
For the latest updates, visit our website: www.power.com
Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power
Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS
MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD
PARTY RIGHTS.
Patent Information
The products and applications illustrated herein (including transformer construction and circuits external to the products) may be
covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power
Integrations. A complete list of Power Integrations patents may be found at www.power.com. Power Integrations grants its customers
a license under certain patent rights as set forth at http://www.power.com/ip.htm.
Life Support Policy
POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES
OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:
1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii)
whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in
significant injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to
cause the failure of the life support device or system, or to affect its safety or effectiveness.
The PI logo, TOPSwitch, TinySwitch, SENZero, SCALE-iDriver, Qspeed, PeakSwitch, LYTSwitch, LinkZero, LinkSwitch, InnoSwitch,
HiperTFS, HiperPFS, HiperLCS, DPA-Switch, CAPZero, Clampless, EcoSmart, E-Shield, Filterfuse, FluxLink, StakFET, PI Expert and
PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2016, Power
Integrations, Inc.
World Headquarters
5245 Hellyer Avenue
San Jose, CA 95138, USA.
Main: +1-408-414-9200
Customer Service:
Phone: +1-408-414-9665
Fax: +1-408-414-9765
e-mail: usasales@power.com
China (Shanghai)
Rm 2410, Charity Plaza, No. 88
North Caoxi Road
Shanghai, PRC 200030
Phone: +86-21-6354-6323
Fax: +86-21-6354-6325
e-mail: chinasales@power.com
China (Shenzhen)
17/F, Hivac Building, No. 2, Keji
Nan 8th Road, Nanshan District,
Shenzhen, China, 518057
Phone: +86-755-8672-8689
Fax: +86-755-8672-8690
e-mail: chinasales@power.com
Germany
Lindwurmstrasse 114
80337 Munich
Germany
Phone: +49-895-527-39110
Fax: +49-895-527-39200
e-mail: eurosales@power.com
Germany
HellwegForum 1
59469 Ense
Germany
Tel: +49-2938-64-39990
e-mail: igbt-driver.sales@
power.com
India
#1, 14th Main Road
Vasanthanagar
Bangalore-560052 India
Phone: +91-80-4113-8020
Fax: +91-80-4113-8023
e-mail: indiasales@power.com
Italy
Via Milanese 20, 3rd. Fl.
20099 Sesto San Giovanni (MI)
Italy
Phone: +39-024-550-8701
Fax: +39-028-928-6009
e-mail: eurosales@power.com
Japan
Kosei Dai-3 Bldg.
2-12-11, Shin-Yokohama,
Kohoku-ku
Yokohama-shi, Kanagawa
222-0033 Japan
Phone: +81-45-471-1021
Fax: +81-45-471-3717
e-mail: japansales@power.com
Korea
RM 602, 6FL
Korea City Air Terminal B/D, 159-6
Samsung-Dong, Kangnam-Gu,
Seoul, 135-728, Korea
Phone: +82-2-2016-6610
Fax: +82-2-2016-6630
e-mail: koreasales@power.com
Singapore
51 Newton Road
#19-01/05 Goldhill Plaza
Singapore, 308900
Phone: +65-6358-2160
Fax: +65-6358-2015
e-mail: singaporesales@power.com
Taiwan
5F, No. 318, Nei Hu Rd., Sec. 1
Nei Hu Dist.
Taipei 11493, Taiwan R.O.C.
Phone: +886-2-2659-4570
Fax: +886-2-2659-4550
e-mail: taiwansales@power.com
UK
Cambridge Semiconductor,
a Power Integrations company
Westbrook Centre, Block 5,
2nd Floor
Milton Road
Cambridge CB4 1YG
Phone: +44 (0) 1223-446483
e-mail: eurosales@power.com
Power Integrations Worldwide Sales Support Locations