SLUA250
7
A Power Management Interface Circuit for Telecom Hot Swap with Local DC/DC Conversion
Table 2. Hot Swap Power Circuit Signal Descriptions
SIGNAL NAME DESCRIPTION
–48VDC_N1 –48-Vdc input supply no. 1 to the plug-in PCB.
–48VDC_N2 –48-Vdc input supply no. 2 to the plug-in PCB.
GND Supply common for the two –48 Vdc supplies. This is also intended as the system ground node.
HOST_VDD Host or controller VDD node, +3.3 V dc.
SD Active low SHUTDOWN input for remote or host control of the module ON/OFF status.
FLT Active low FAULT output to the system.
+1.8VDC +1.8 V dc power supply output.
+2.5VDC +2.5 V dc power supply output.
LCLRTN Common local return for the two output supply rails.
2.2 Detailed Circuit Description
The UCC3921 device determines load current levels by monitoring the voltage drop across a
low-ohmic value sense resistor, R5, as shown in Figure 1. The device has two distinct current
thresholds for defining different modes of operation. The first threshold is the fault current,
referred to herein as IFLT. This can be thought of as the circuit breaker trip current. When
enabled, and under normal load conditions below the fault current threshold, the UCC3921 OUT
pin drives external FET Q1 gate with a nominal 9.5-V source, relative to the VSS node. Q1 is
switched on, and completes the low impedance return path from the load (VIN– pins of the
ISR’s). When the device detects a nominal drop of 50 mV or greater between the SNS and VSS
pins, an internal source begins charging an external capacitor connected to the CT pin,
essentially generating a time delay before tripping, or opening the supply return path by turning
off transistor Q1. However, during this timeout period, the pass FET is still driven as a
low–ohmic value switch. If the fault condition is removed prior to timeout, the capacitor is
discharged, and supply operation continues uninterrupted.
The second threshold is the maximum current that will be sourced to the load by the HSPM
circuit, or IMAX. Under heavy overcurrent or short-circuit conditions, the input current to the
converter circuit will be clamped at this maximum level. During a live PCB insertion, inrush
current caused by charging bulk capacitance (C5 and C7 in Figure 1) will also be limited to this
level. The threshold is programmable by using a resistor divider to set the voltage at the U1
IMAX pin. The VDD node provides a ready reference for this divider. In the Figure 1 schematic,
this threshold is set by the R1/R2 resistor network.
Since the UCC3921 is a current-driven device, it essentially floats from the positive supply input.
Resistor R3 sets the biasing supply level for the VDD input. Capacitor C1 provides supply
bypassing for U1, and C2, tied to the CT pin, is the timing capacitor. Resistor R7 is an optional
component used by the UCC3921 to further limit power dissipation in the pass element, under
certain fault conditions, below the limits that are automatically provided by the IC.
The detailed procedure for determining component values for the hot swap interface will be
shown in Section 2.3, Circuit Design Procedure. For a complete description of the HSPM IC
operation and electrical specifications, see the UCC3921 device data sheet.
Capacitors C6 and C8 provide the energy storage capability required for proper operation of the
PT3320 switcher modules, U2 and U3 respectively. They also provide some output filtering for
the DC/DC converters. The 330-µF value used is the manufacturer’s recommended value. The
input capacitors C5 and C7 are used to ensure good power quality to the ISRs.