www.fairchildsemi.com
2
©2016 Fairchild Semiconductor Corporation
FDB0300N1007L Rev.C1
FDB0300N1007L N-Channel PowerTrench® MOSFET
Electrical Characteristics TJ = 25 °C unless otherwise noted.
Off Characteristics
On Characteristics (Note 2)
Dynamic Characteristics
Switching Characteristics
Drain-Source Diode Characteristics
Symbol Parameter Test Conditions Min. Typ. Max. Units
BVDSS Drain to Source Breakdown Voltage ID = 250 μA, VGS = 0 V 100 V
ΔBVDSS
ΔTJ
Breakdown Voltage Temperature
Coefficient ID = 250 μA, referenced to 25 °C 57 mV/°C
IDSS Zero Gate Voltage Drain Current VDS = 80 V, VGS = 0 V 1 μA
IGSS Gate to Source Leakage Current VGS = ±20 V, VDS = 0 V ±100 nA
VGS(th) Gate to Source Threshold Voltage VGS = VDS, ID = 250 μA22.74V
ΔVGS(th)
ΔTJ
Gate to Source Threshold Voltage
Temperature Coefficient ID = 250 μA, referenced to 25 °C -12 mV/°C
rDS(on) Static Drain to Source On Resistance
VGS = 10 V, ID = 26 A 2.4 3
mΩVGS = 6 V, ID = 20 A 3.4 4.5
VGS = 10 V, ID = 26 A, TJ = 150°C 4.9 11
gFS Forward Transconductance VDS = 10 V, ID = 26 A 85 S
Ciss Input Capacitance VDS = 50 V, VGS = 0 V,
f = 1 MHz
5925 8295 pF
Coss Output Capacitance 1220 1710 pF
Crss Reverse Transfer Capacitance 42 60 pF
RgGate Resistance 2.7 Ω
td(on) Turn-On Delay Time
VDD = 50 V, ID = 26 A,
VGS = 10 V, RGEN = 6 Ω
28 45 ns
trRise Time 29 46 ns
td(off) Turn-Off Delay Time 52 83 ns
tfFall Time 18 32 ns
QgTotal Gate Charge VGS = 0 V to 10 V
VDD = 50 V,
ID = 26 A
81 113 nC
QgTotal Gate Charge VGS = 0 V to 5 V 44 62
Qgs Gate to Source Gate Charge 24 nC
Qgd Gate to Drain “Miller” Charge 16 nC
ISMaximum Continuous Drain to Source Diode Forward Current 200 A
ISM Maximum Pulsed Drain to Source Diode Forward Current 1090 A
VSD Source to Drain Diode Forward Voltage VGS = 0 V, IS = 26 A (Note 2) 0.8 1.2 V
trr Reverse Recovery Time IF = 26 A, di/dt = 100 A/μs 84 134 ns
Qrr Reverse Recovery Charge 128 205 nC
Notes:
1. RθJA is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.
RθJC is guaranteed by design while RθCA is determined by the user's board design.
a) 40 °C/W when mounted on a 1 in2 pad of 2 oz copper.
b) 62.5 °C/W when mounted on a minimum pad of 2 oz copper.
2. Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0 %.
3. EAS of 843 mJ is based on starting TJ = 25 °C, L = 0.3 mH, IAS = 75 A, VDD = 90 V, VGS = 10 V. 100% test at L = 0.1 mH, IAS = 108 A.
4. Pulsed Id please refer to Figure “Forward Bias Safe Operating Area” for more details.
5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.