5-499
FAST AND LS TTL DATA
8-INPUT PRIORITY ENCODERS
WITH 3-STATE OUTPUTS
The SN54/74LS348 and the SN54/74LS848 are eight input priority encod-
ers which provide the 8-line to 3-line function.
The outputs (A0–A2) and inputs (0–7) are active low . The active low input
which has the highest priority (input 7 has the highest) is represented on the
outputs (output A0 is the lowest bit). An example would be if inputs 1, 2 and 4
were low, then a binary 4 would be represented on the outputs.
The GS (Group Signal) output is active low when any of the inputs are low. It
serves to indicate when any of the inputs are active.
A0, A1 and A2 are three-state outputs. This allows for up to 64 line expan-
sion without the need for special external circuitry.
A logical one on the Enable Input (EI) forces A0, A1 ared A2 to the disabled
state and outputs GS and EO to the high state. A high on all data inputs (0–7)
together with a low on the EI input disables outputs A0, A1, and A2 and forces
output GS to the high state and output EO to the low state.
Use of the EI input in conjunction with the EO output provides for the capa-
bility of having priority encoding of n input signals.
The LS848 has special internal circuitry providing for a greatly reduced neg-
ative going glitch on the GS (Group Signal) output and on a reduced tendency
for the A0, A1 and A2 outputs to become momentarily enabled. Both of these
occurrences happen when the EI input goes from a logical one to a logical zero
and all data inputs (0–7) are held at logical ones. The internal glitch reduction
circuitry does add an additional fan-in of one on all data inputs (compared to
that of the LS348).
14 13 12 11 10 9
1 2 3 4 5 6 7
16 15
8
VCC
4
EO GS 3 2 01 OUTPUT
A0
5 6 7 EI A2 A1 GND
OUTPUTS INPUTS
OUTPUTSINPUTS
EO GS 3 2 01
5 6 7 EI A2 A1
4 A0
FUNCTION TABLE
INPUTS OUTPUTS
EI 0 1 2 3 4 5 6 7 A2 A1 A0 GS EO
H X X X X X X X X Z Z Z H H
L H H H H H H H H Z Z Z H L
L X X X X X X X L L L L L H
L X X X X X X L H L L H L H
L X X X X X L H H L H L L H
L X X X X L H H H L H H L H
L X X X L H H H H H L L L H
L X X L H H H H H H L H L H
L X L H H H H H H H H L L H
L L H H H H H H H H H H L H
SN54/74LS348
SN54/74LS848
8-INPUT PRIORITY ENCODERS
WITH 3-STATE OUTPUTS
LOW POWER SCHOTTKY
ORDERING INFORMATION
SN54LSXXXJ Ceramic
SN74LSXXXN Plastic
SN74LSXXXD SOIC
J SUFFIX
CERAMIC
CASE 620-09
N SUFFIX
PLASTIC
CASE 648-08
16 1
16
1
16 1
D SUFFIX
SOIC
CASE 751B-03
H = HIGH Logic Level
L = LOW Logic Level
X = Irrelevant
Z = High Impedance State
5-500
FAST AND LS TTL DATA
SN54/74LS348 • SN54/74LS848
BLOCK DIAGRAMS
SN54/74LS348 SN54/74LS848
EI
0
1
2
3
4
5
6
7
(5)
(10)
(11)
(12)
(13)
(1)
(2)
(3)
(4)
EO
GS
A0
A1
A2
(15)
(14)
(9)
(7)
(6)
EI
0
1
2
3
4
5
6
7
(5)
(10)
(11)
(12)
(13)
(1)
(2)
(3)
(4)
EO
GS
A0
A1
A2
(15)
(14)
(9)
(7)
(6)
G1
″
G2
′
G3
′
G4
′
G5
′
G6
′
G7
′
G8
′
G9
′
G10
′
G11
′
G12
′
G31
G13
G14
G15
G16
G17
G18
G19
G20
G21
G22
G24
G25
G26
G27
G29
G30
G23
G28
GUARANTEED OPERATING RANGES
Symbol Parameter Min Typ Max Unit
VCC Supply Voltage 54
74 4.5
4.75 5.0
5.0 5.5
5.25 V
TAOperating Ambient Temperature Range 54
74 –55
025
25 125
70 °C
IOH Output Current — High EO, GS 54, 74 –0.4 mA
IOH Output Current — High A0, A1, A2
A0, A1, A2 54
74 –1.0
–2.6 mA
IOL Output Current — Low EO, GS 54
74 4.0
8.0 mA
IOL Output Current — Low A0, A1, A2
A0, A1, A2 54
74 12
24 mA
5-501
FAST AND LS TTL DATA
SN54/74LS348 • SN54/74LS848
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Symbol
Parameter
Limits
Unit
Test Conditions
Symbol
Parameter
Min Typ Max
Unit
Test Conditions
VIH Input HIGH Voltage 2.0 V Guaranteed Input HIGH Voltage for
All Inputs
VIL
Input LOW Voltage
54 0.7
V
Guaranteed Input LOW Voltage for
All Inputs
VIL
Input LOW Voltage
74 0.8
V
Guaranteed Input LOW Voltage for
All Inputs
VIK Input Clamp Diode Voltage –0.65 –1.5 V VCC = MIN, IIN = –18 mA
VOH
Output HIGH Voltage
A0, A1, A2 54, 74 2.4 3.1 V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
VOH
EO, GS 54 2.5 3.5 V
VCC = MIN, IOH = MAX, VIN = VIH
or VIL per Truth Table
EO, GS 74 2.7 3.5 V
VOL
Output LOW Voltage
EO, GS
54, 74 0.25 0.4 V IOL = 4.0 mA
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
VOL
Output LOW Voltage
EO, GS
74 0.35 0.5 V IOL = 8.0 mA
VIN = VIL or VIH
per Truth Table
VOL
Output LOW Voltage
A0, A1, A2
54, 74 0.25 0.4 V IOL = 12 mA
VCC = VCC MIN,
VIN = VIL or VIH
per Truth Table
VOL
Output LOW Voltage
A0, A1, A2
74 0.35 0.5 V IOL = 24 mA
VIN = VIL or VIH
per Truth Table
IOZH Output Off Current HIGH 20 µA VCC = MAX, VOUT = 2.7 V
IOZL Output Off Current LOW –20 µA VCC = MAX, VOUT = 0.4 V
IIH
Input HIGH Current
Input 0, EI — LS348 20 µA
VCC = MAX, VIN = 2.7 V
IIH
Input 0 — LS848 40 µA
VCC = MAX, VIN = 2.7 V
IIH
Other — LS348
Other — LS848 40
60 µA
µA
CC = MAX, VIN = 2.7 V
IIH
Input HIGH Current
Input 0, EI — LS348 0.1 mA
VCC = MAX, VIN = 7.0 V
Input 0 — LS848 0.2 mA
VCC = MAX, VIN = 7.0 V
Other — LS348
Other — LS848 0.2
0.3 mA
mA
CC = MAX, VIN = 7.0 V
IIL
Input LOW Current
Input 0, EI — LS348 –0.4 mA
VCC = MAX, VIN = 0.4 V
IIL
Input 0 — LS848 –0.8 mA
VCC = MAX, VIN = 0.4 V
IL
Other — LS348
Other — LS848 –0.8
–1.2 mA
mA
CC = MAX, VIN = 0.4 V
I
OS
Short Circuit Current (Note 1)
EO, GS
–20 –120 mA
V
CC = MAX
IOS
EO, GS
A0, A1, A2
–30 –130 mA
VCC = MAX
ICC
Power Supply Current
Total, Output HIGH 12 23
mA
VCC = MAX
All Inputs and Outputs Open
ICC
Total, Output LOW 13 25
mA
VCC = MAX, Inputs 7, EI = GND
All Others Open
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
5-502
FAST AND LS TTL DATA
SN54/74LS348 • SN54/74LS848
AC CHARACTERISTICS (VCC = 5.0 V, TA = 25°C)
Symbol
From
(Input)
To
(Output)
Waveform
LS348
Limits LS848
Limits
Unit
Test Conditions
Symbol
From
(Input)
To
(Output)
Waveform
Min Typ Max Min Typ Max
Unit
Test Conditions
tPLH
1 thru 7
A0, A1 or A2
In-Phase 11 17 12 18
ns
CL = 45 pF
RL = 667 Ω
tPHL
1 thru 7
A0, A1 or A2
output 20 30 20 30
ns
CL = 45 pF
RL = 667 Ω
tPLH
1 thru 7
A0, A1 or A2
Out-of-Phase 23 35 23 35
ns
C
L = 45 pF
RL = 667 Ω
tPHL
1 thru 7
A0, A1 or A2
output 23 35 23 35
ns
CL = 45 pF
RL = 667 Ω
tPZH
EI
A0, A1 or A2
25 39 25 39
ns
tPZL
EI
A0, A1 or A2
24 41 24 41
ns
tPLH
0 thru 7
E0
Out-of-Phase 11 18 11 18
ns
CL = 15 pF
RL = 2.0 Ω
tPHL
0 thru 7
E0
output 26 40 26 40
ns
CL = 15 pF
RL = 2.0 Ω
tPLH
0 thru 7
GS
In-Phase 38 55 38 55
ns
CL = 15 pF
RL = 2.0 Ω
tPHL
0 thru 7
GS
output 9.0 21 9.0 21
ns
C
L = 15 pF
RL = 2.0 Ω
tPLH
EI
GS
In-Phase 11 17 11 17
ns
CL = 15 pF
RL = 2.0 Ω
tPHL
EI
GS
output 14 36 14 36
ns
tPLH
EI
EO
In-Phase 17 21 17 21
ns
tPHL
EI
EO
output 25 40 30 45
ns
tPHZ
EI
A0, A1 or A2
18 27 18 27
ns
C
L = 5.0 pF
RL = 667 Ω
tPLZ
EI
A0, A1 or A2
23 35 23 35
ns
CL = 5.0 pF
RL = 667 Ω
5-503
FAST AND LS TTL DATA
°
(
°
(
°
(
°
(
! !
"!
! " !
&
" ! "
! " #
" #!
%# " #!
!
) ! !" $ !"
)
18
916
-A-
-B- P
D
-T-
K
C
G
M
R X 45°
FJ
Case 751B-03 D Suffix
16-Pin Plastic
SO-16
"
! !
Case 648-08 N Suffix
16-Pin Plastic
°
°
°
°
"!
! " !
&
" !
! ' " " ! $
! ' ! " #
!
# ! "
) " # ) !" $ !"
)
!
! !
!
-A-
B
1 8
916
F
HGD
SC
-T-
KJM
L
"
Case 620-09 J Suffix
16-Pin Ceramic Dual In-Line
*
*
°
°
*
*
°
°
!
!
!
!
!
!
"!
! " !
&
" !
! " " $
& $ " $
" " ! " &
) " # ) !" $ !"
)
-B-
-A-
-T-
C
D
E
F G J
K
M
N
L
16 9
1 8
"
!
"
!
5-504
FAST AND LS TTL DATA
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty , representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit,
and specifically disclaims any and all liability , including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different
applications. All operating parameters, including “T ypicals” must be validated for each customer application by customer’s technical experts. Motorola does
not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in
systems intended for surgical implant into the body , or other applications intended to support or sustain life, or for any other application in which the failure of
the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such
unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless
against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.
Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Af firmative Action Employer .
Literature Distribution Centers:
USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.
EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.
JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.
ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.
◊
