Low Noise,
Precision CMOS Amplifier
Data Sheet
AD8655/AD8656
Rev. E Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2005–2013 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
Low noise: 2.7 nV/√Hz at f = 10 kHz
Low offset voltage: 250 µV max over VCM
Offset voltage drift: 0.4 µV/°C typ and 2.3 µV/°C max
Bandwidth: 28 MHz
Rail-to-rail input/output
Unity gain stable
2.7 V to 5.5 V operation
−40°C to +125°C operation
Qualified for automotive applications
APPLICATIONS
ADC and DAC buffers
Audio
Industrial controls
Precision filters
Digital scales
Automotive collision avoidance
PLL filters
PIN CONFIGURATIONS
Figure 1. AD8655
8-Lead MSOP (RM-8)
8-Lead SOIC (R-8)
Figure 2. AD8656
8-Lead MSOP (RM-8)
8-Lead SOIC (R-8)
GENERAL DESCRIPTION
The AD8655/AD8656 are the industry’s lowest noise, precision
CMOS amplifiers. They leverage the Analog Devices DigiTrim®
technology to achieve high dc accuracy.
The AD8655/AD8656 provide low noise (2.7 nV/√Hz at 10 kHz),
low THD + N (0.0007%), and high precision performance
(250 µV max over VCM) to low voltage applications. The ability
to swing rail-to-rail at the input and output enables designers
to buffer analog-to-digital converters (ADCs) and other wide
dynamic range devices in single-supply systems.
The high precision performance of the AD8655/AD8656 improves
the resolution and dynamic range in low voltage applications.
Audio applications, such as microphone pre-amps and audio
mixing consoles, benefit from the low noise, low distortion, and
high output current capability of the AD8655/AD8656 to reduce
system level noise performance and maintain audio fidelity. The
high precision and rail-to-rail input and output of the AD8655/
AD8656 benefit data acquisition, process controls, and PLL
filter applications.
The AD8655/AD8656 are fully specified over the −40°C to
+125°C temperature range. The AD8655/AD8656 are available
in Pb-free, 8-lead MSOP and SOIC packages. The AD8655/
AD8656 are both available for automotive applications.
NC
1
–IN
2
+IN
3
V–
4
NC
8
V+
7
OUT
6
NC
5
AD8655
TOP VIEW
(Not to Scale)
05304-048
NC = NO CONNECT
OUT A 1
–IN A 2
+IN A 3
V– 4
V+
8
OUT B
7
–IN B
6
+IN B
5
AD8656
TOP VIEW
(Not to Scale)
05304-059
AD8655/AD8656 Data Sheet
Rev. E | Page 2 of 20
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Pin Configurations ........................................................................... 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
Absolute Maximum Ratings ............................................................ 5
ESD Caution .................................................................................. 5
Typical Performance Characteristics ............................................. 6
Theory of Operation ...................................................................... 15
Applications Information .............................................................. 16
Input Overvoltage Protection ................................................... 16
Input Capacitance ...................................................................... 16
Driving Capacitive Loads .......................................................... 16
Layout, Grounding, and Bypassing Considerations .................. 18
Power Supply Bypassing ............................................................ 18
Grounding ................................................................................... 18
Leakage Currents ........................................................................ 18
Outline Dimensions ....................................................................... 19
Ordering Guide ............................................................................... 19
Automotive Products ................................................................. 19
REVISION HISTORY
10/13—Re v. D to Rev. E
Changes to Figure 1 Caption and Figure 2 Caption .................... 1
Deleted Figure 3 and Figure 4; Renumbered Sequentially ......... 1
Change to General Description Section ........................................ 1
Change to Figure 4 ........................................................................... 6
Change to Figure 32 ....................................................................... 10
Changes to Ordering Guide .......................................................... 19
Changes to Automotive Products Section ................................... 19
6/13—Re v. C to Re v. D
Change to Figure 57 ....................................................................... 16
5/13—Re v. B to Re v. C
Change to Figure 57 ....................................................................... 16
9/11—Re v. A to Rev. B
Changes to Features Section............................................................ 1
Updated Outline Dimensions ....................................................... 19
Changes to Ordering Guide .......................................................... 19
Added Automotive Products Section .......................................... 19
6/05—Re v. 0 to R e v. A
Added AD8656 ................................................................... Universal
Added Figure 2 and Figure 4 ........................................................... 1
Changes to Specifications ................................................................. 3
Changed Caption of Figure 12 and Added Figure 13 ................... 7
Replaced Figure 16 ............................................................................ 7
Changed Caption of Figure 37 and Added Figure 38 ................ 11
Replaced Figure 47 ......................................................................... 13
Added Figure 55 ............................................................................. 14
Changes to Ordering Guide .......................................................... 18
4/05—Revision 0: Initial Version
Data Sheet AD8655/AD8656
Rev. E | Page 3 of 20
SPECIFICATIONS
VS = 5.0 V, VCM = VS/2, TA = 25°C, unless otherwise specified.
Table 1.
Parameter Symbol Conditions Min Typ Max Unit
INPUT CHARACTERISTICS
V
OS
V
CM
= 0 V to 5 V
50
250
µV
−40°C ≤ TA ≤ +125°C 550 µV
Offset Voltage Drift ΔVOS/ΔT −40°C ≤ TA ≤ +125°C 0.4 2.3 µV/°C
Input Bias Current IB 1 10 pA
−40°C ≤ TA ≤ +125°C 500 pA
I
OS
10
pA
−40°C ≤ TA≤ +125°C 500 pA
Input Voltage Range 0 5 V
Common-Mode Rejection Ratio CMRR VCM = 0 V to 5 V 85 100 dB
Large Signal Voltage Gain AVO VO = 0.2 V to 4.8 V, RL = 10 kΩ, VCM = 0 V 100 110 dB
−40°C ≤ TA ≤ +125°C 95 dB
OUTPUT CHARACTERISTICS
Output Voltage High VOH IL = 1 mA; −40°C ≤ TA ≤ +125°C 4.97 4.991 V
Output Voltage Low VOL IL = 1 mA; −40°C ≤ TA ≤ +125°C 8 30 mV
I
OUT
V
OUT
= ±0.5 V
±220
mA
POWER SUPPLY
PSRR
V
S
= 2.7 V to 5.0 V
88
105
dB
Supply Current/Amplifier ISY VO = 0 V 3.7 4.5 mA
−40°C ≤ TA ≤ +125°C 5.3 mA
C
IN
Differential 9.3 pF
Common-Mode 16.7 pF
Input Voltage Noise Density en f = 1 kHz 4 nV/√Hz
f = 10 kHz 2.7 nV/√Hz
Total Harmonic Distortion + Noise THD + N G = 1, RL = 1 kΩ, f = 1 kHz, VIN = 2 V p-p 0.0007 %
FREQUENCY RESPONSE
Gain Bandwidth Product GBP 28 MHz
Slew Rate SR RL = 10 kΩ 11 V/µs
ts
To 0.1%, V
IN
= 0 V to 2 V step, G = +1
370
ns
Phase Margin CL = 0 pF 69 degrees
AD8655/AD8656 Data Sheet
Rev. E | Page 4 of 20
VS = 2.7 V, VCM = VS/2, TA = 25°C, unless otherwise specified.
Table 2.
Parameter Symbol Conditions Min Typ Max Unit
INPUT CHARACTERISTICS
Offset Voltage VOS VCM = 0 V to 2.7 V 44 250 µV
−40°C ≤ TA ≤ +125°C 550 µV
ΔV
OS
/ΔT
−40°C ≤ T
A
≤ +125°C
0.4
2.0
µV/°C
Input Bias Current IB 1 10 pA
−40°C ≤ TA ≤ +125°C 500 pA
Input Offset Current IOS 10 pA
−40°C ≤ TA ≤ +125°C 500 pA
Input Voltage Range 0 2.7 V
Common-Mode Rejection Ratio CMRR VCM = 0 V to 2.7 V 80 98 dB
Large Signal Voltage Gain AVO VO = 0.2 V to 2.5 V, RL = 10 kΩ, VCM = 0 V 98 dB
−40°C ≤ TA ≤ +125°C 90 dB
OUTPUT CHARACTERISTICS
Output Voltage High VOH IL = 1 mA; −40°C ≤ TA ≤ +125°C 2.67 2.688 V
Output Voltage Low VOL IL = 1 mA; −40°C ≤ TA ≤ +125°C 10 30 mV
Output Current IOUT VOUT = ±0.5 V ±75 mA
POWER SUPPLY
Power Supply Rejection Ratio PSRR VS = 2.7 V to 5.0 V 88 105 dB
Supply Current/Amplifier ISY VO = 0 V 3.7 4.5 mA
−40°C ≤ TA ≤ +125°C 5.3 mA
INPUT CAPACITANCE CIN
Differential 9.3 pF
Common-Mode 16.7 pF
NOISE PERFORMANCE
Input Voltage Noise Density en f = 1 kHz 4.0 nV/√Hz
f = 10 kHz 2.7 nV/√Hz
Total Harmonic Distortion + Noise THD + N G = 1, RL = 1kΩ, f = 1 kHz, VIN = 2 V p-p 0.0007 %
Gain Bandwidth Product GBP 27 MHz
Slew Rate SR RL = 10 kΩ 8.5 V/µs
Settling Time ts To 0.1%, VIN = 0 to 1 V step, G = +1 370 ns
Phase Margin CL = 0 pF 54 degrees
Data Sheet AD8655/AD8656
Rev. E | Page 5 of 20
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter Rating
Supply Voltage 6 V
Input Voltage VSS − 0.3 V to VDD + 0.3 V
Differential Input Voltage ±6 V
Output Short-Circuit Duration
to GND
Indefinite
Electrostatic Discharge (HBM) 3.0 kV
Storage Temperature Range
R, RM Packages
−65°C to +150°C
Junction Temperature Range
R, RM Packages
−65°C to +150°C
Lead Temperature
(Soldering, 10 sec)
260°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
Table 4.
Package Type θJA1 θJC Unit
8-Lead MSOP (RM) 210 45 °C/W
8-Lead SOIC (R)
158
43
°C/W
1 θJA is specified for worst-case conditions; that is, θJA is specified for a device
soldered in the circuit board for surface-mount packages.
ESD CAUTION
AD8655/AD8656 Data Sheet
Rev. E | Page 6 of 20
TYPICAL PERFORMANCE CHARACTERISTICS
Figure 3. Input Offset Voltage Distribution
Figure 4. Input Offset Voltage vs. Temperature
Figure 5. |TCVOS | Distribution
Figure 6. Input Offset Voltage vs. Common-Mode Voltage
Figure 7. Input Bias Current vs. Temperature
Figure 8. Supply Current vs. Supply Voltage
60
50
40
30
20
10
0–150 –100 –50 0 50 100 150
VOS (µV)
NUMBER OF AMPLIFIERS
05304-001
VS = ±2.5V
TEMPERATURE (°C)
VOS (µV)
06304-004
250
0
–100
–250
–50 0
–25 25 50 75 100 125 150
–200
–150
–50
50
100
150
200 VS = ±2. 5V
VCM = 0V
–3σ
TYPICAL
+3σ
60
50
40
30
20
10
00 0.2 0.4 0.6 0.8 1.0 1.2
|TCVOS| (µV/°C) 1.4 1.6
NUMBER OF AMPLIFIERS
05304-003
VS = ±2.5V
20
10
0
–10
–20
–30 0 1 2 3 4
COMMON-MODE VOLTAGE (V) 5 6
V
OS
(µV)
05304-004
V
S
= ±2.5V
250
200
150
100
50
0020 40 60 80 100 120 140
TEMPERATURE (°C)
IB (pA)
V
S
= ±2.5V
05304-005
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
00 1 2 3 4
SUPPLY VOLTAGE (V) 5 6
SUPPLY CURRENT (mA)
05304-006
V
S
= ±2.5V
Data Sheet AD8655/AD8656
Rev. E | Page 7 of 20
Figure 9. Supply Current vs. Temperature
Figure 10. AD8655 Output Voltage to Supply Rail vs. Current Load
Figure 11. AD8656 Output Swing vs. Current Load
Figure 12. Output Voltage Swing High vs. Temperature
Figure 13. Output Voltage Swing Low vs. Temperature
Figure 14. CMRR vs. Frequency
4.5
4.0
3.5
3.0
2.5
2.0
–50 0 50
TEMPERATURE (
°C) 100 150
SUPPLY CURRENT (mA)
V
S
= ±2.5V
05304-007
V
OH
V
OL
2500
2000
1500
1000
500
00 50 100 150 200
CURRENT LOAD (mA) 250
DELTA SWING FROM SUPPLY (mV)
05304-008
V
S
= ±2.5V
100
10
10.1 1 10
CURRENT LOAD (mA) 100 1000
DELTA SWING FROM SUPPLY (mV)
10000
1000
V
S
= ±2.5V
V
OL
V
OH
05304-056
4.996
4.990
4.988
4.986
4.984
4.982
–50 0 50
TEMPERATURE (°C) 100 150
VOH (V)
05304-009
4.992
4.994
VS = ±2.5V
LOAD CURRENT = 1mA
12
10
8
6
4
2
–50 0 50
TEMPERATURE (°C) 100 150
V
OL
(mV)
05304-010
LOAD CURRENT = 1mA
V
S
= ±2.5V
80
60
0
100 1k 10k
FREQUENCY (Hz)
100k 10M
CMRR (dB)
120
100
VS = ±2.5V
VIN = 28mV
RL = 1MΩ
CL = 47pF
40
20
1M
05304-011
AD8655/AD8656 Data Sheet
Rev. E | Page 8 of 20
Figure 15. Large Signal CMRR vs. Temperature
Figure 16. Small Signal PSSR vs. Frequency
Figure 17. Large Signal PSSR vs. Temperature
Figure 18. Voltage Noise Density vs. Frequency
Figure 19. Low Frequency Noise (0.1 Hz to 10 Hz).
Figure 20. No Phase Reversal
110.00
107.00
104.00
101.00
98.00
95.00
92.00
–50 0 50
TEMPERATURE (°C) 100 150
CMRR (dB)
05304-012
VS = ±2.5V
VCM = 0V
100
80
60
40
20
0
100 1k 10k 100k 1M
FREQUENCY (Hz) 10M 100M
PSRR (dB)
V
S
= ±2.5V
V
IN
= 50mV
R
L
= 1MΩ
C
L
= 47pF
05304-013
+PSRR
–PSRR
110.00
108.00
106.00
104.00
102.00
100.00
–50 0 50
TEMPERATURE (°C) 100 150
PSRR (dB)
05304-014
V
S
= ±2.5V
100
10
11 10 100 1k
FREQUENCY (Hz) 10k 100k
VOLTAGE NOISE DENSITY (nV/√Hz 1/2)
05304-019
V
S
= ±2.5V
1
VS = ±2.5V
Vn (p-p) = 1.23µV
05304-020
500nV/DIV
1s/DIV
T
2
V
S
= ±2.5V
C
L
= 50pF
GAIN = +1
05304-021
1V/DIV
20µs/DIV
V
IN
V
OUT
Data Sheet AD8655/AD8656
Rev. E | Page 9 of 20
Figure 21. Open-Loop Gain and Phase vs. Frequency
Figure 22. Large Signal Open-Loop Gain vs. Temperature
Figure 23. Closed-Loop Gain vs. Frequency
Figure 24. Maximum Output Swing vs. Frequency
Figure 25. Large Signal Response
Figure 26. Small Signal Response
120
100
80
60
40
20
0
–20
–40
10k 100k 1M
FREQUENCY (Hz) 10M 100M
GAIN (dB)
05304-015
–90
–135
–180
–225
PHASE SHIFT (Degrees)
–45
V
S
= ±2.5V
C
LOAD
= 11.5pF
PHASE MARGIN = 69°
140.00
130.00
120.00
110.00
90.00
–50 0 50
TEMPERATURE (°C) 100 150
A
VO
(dB)
05304-016
V
S
= ±2.5V
R
L
= 10kΩ
100.00
40
50
30
20
1k 10k 100k 1M
FREQUENCY (Hz) 10M 100M
CLOSED-LOOP GAIN (dB)
05304-017
V
S
= ±2.5V
R
L
= 1MΩ
C
L
= 47pF
10
0
–10
–20
6
5
4
3
2
1
0
10k 100k 1M
FREQUENCY (Hz) 10M
OUTPUT (V)
05304-018
VS = ±2.5V
VIN = 5V
G = +1
T
2
V
S
= ±2.5V
C
L
= 100pF
GAIN = +1
V
IN
= 4V
05304-022
TIME (10µs/DIV)
V
OUT
(1V/DIV)
2
TVS = ±2.5V
CL = 100pF
G = +1
05304-023
TIME (1µs/DIV)
VOUT (100mV/DIV)
AD8655/AD8656 Data Sheet
Rev. E | Page 10 of 20
Figure 27. Small Signal Overshoot vs. Load Capacitance
Figure 28. Negative Overload Recovery Time
Figure 29. Positive Overload Recovery Time
Figure 30. Output Impedance vs. Frequency
Figure 31. Input Offset Voltage Distribution
Figure 32. Input Offset Voltage vs. Temperature
30
25
20
15
10
5
0050 100 150 200 250 300 350
CAPACITANCE (pF)
OVERSHOOT %
VS = ±2.5V
VIN = 200mV
–OS
+OS
05304-024
T
2
1
V
S
= ±2.5V
V
IN
= 300mV
GAIN = –10
RECOVERY TIME = 240ns
05304-025
300mV
0V
0V
–2.5V
V
IN
V
OUT
400ns/DIV
1
2
05304-026
400ns/DIV
V
S
= ±2.5V
V
IN
= 300mV
GAIN = –10
RECOVERY TIME = 240ns
T
V
IN
V
OUT
0V
0V
–300mV
2.5V
100
10
1
0.1
FREQUENCY (Hz)
100 1k 10k 100k 1M 10M 100M
OUTPUT IMPEDANCE (Ω)
05304-027
V
S
= ±2.5V
G = +100 G = +10 G = +1
80
70
60
50
40
30
20
10
0–150 –125 –100 –75 –50 –25 0
VOS (µV)
25 50 75 100 125 150
NUMBER OF AMPLIFIERS
05304-028
VS = ±1.35V
TEMPERATURE (°C)
VOS (µV)
06304-032
250
0
–100
–250
–50 0
–25 25 50 75 100 125 150
–200
–150
–50
50
100
150
200 VS = ±1. 35V
VCM = 0V
–3σ
TYPICAL
+3σ
Data Sheet AD8655/AD8656
Rev. E | Page 11 of 20
Figure 33. |TCVOS| Distribution
Figure 34. Supply Current vs. Temperature
Figure 35. AD8655 Output Voltage to Supply Rail vs. Load Current
Figure 36. AD8656 Output Swing vs. Current Load
Figure 37. Output Voltage Swing High vs. Temperature
Figure 38. Output Voltage Swing Low vs. Temperature
80
70
60
50
40
30
20
10
00 0.2 0.4 0.6 0.8
|TCVOS| (µV/°C)
1.0 1.2 1.4 1.6
NUMBER OF AMPLIFIERS
05304-030
VS = ±1.35V
4.5
4.0
3.5
3.0
2.5
2.0
–50 0 50 100
150
TEMPERATURE (°C)
SUPPLY CURRENT (mA)
05304-031
V
S
= ±1.35V
1400
1200
1000
800
600
400
200
00 20 40 60 80
LOAD CURRENT (mA) 100 120
(V
SY
-V
OUT
) (mV)
V
S
= ±1.35V
V
OH
V
OL
05304-050
100
10
10.1 1 10
CURRENT LOAD (mA) 100
DELTA OUTPUT FROM SUPPLY (mV)
10000
1000
V
OL
V
OH
V
S
= ±1.35V
05304-057
2.698
2.694
2.690
2.686
2.682
2.678
2.674
–50 0 50 100 150
TEMPERATURE (°C)
V
OH
(V)
05304-032
V
S
= ±1.35V
LOAD CURRENT = 1mA
14
12
10
8
6
4
2
–50 0 50 100 150
TEMPERATURE (°C)
V
OL
(mV)
05304-033
V
S
= ±1.35V
LOAD CURRENT = 1mA
AD8655/AD8656 Data Sheet
Rev. E | Page 12 of 20
Figure 39. No Phase Reversal
Figure 40. Large Signal Response
Figure 41. Small Signal Response
Figure 42. Small Signal Overshoot vs. Load Capacitance
Figure 43. Negative Overload Recovery Time
Figure 44. Positive Overload Recovery Time
T
2
VS = ±1.35V
G = +1
CL = 50pF
05304-047
1V/DIV
VIN
VOUT
20µs/DIV
T
2
V
S
= ±1.35V
C
L
= 50pF
GAIN = +1
05304-042
TIME (10µs/DIV)
V
OUT
(500mV/DIV)
2
TV
S
= ±1.35V
C
L
= 100pF
GAIN = +1
05304-043
TIME (1µs/DIV)
V
OUT
(100mV/DIV)
35
30
25
20
15
10
5
00 50 100 150 200 250 300 350
CAPACITANCE (pF)
OVERSHOOT %
VS = ±1.35V
VIN = 200mV
–OS
+OS
05304-044
400ns/DIV
T
1
2
V
S
= ±1.35V
V
IN
= 200mV
GAIN = –10
RECOVERY TIME = 180ns
05304-045
200mV
0V
0V
–1.35V
V
IN
V
OUT
T
1
2
VS = ±1.35V
VIN = 200mV
GAIN = –10
RECOVERY TIME = 200ns
05304-046
0V
–200mV
1.35V
0V
400ns/DIV
VIN
VOUT
Data Sheet AD8655/AD8656
Rev. E | Page 13 of 20
Figure 45. CMRR vs. Frequency
Figure 46. Large Signal CMRR vs. Temperature
Figure 47. Small Signal PSSR vs. Frequency
Figure 48. Open-Loop Gain and Phase vs. Frequency
Figure 49. Large Signal Open-Loop Gain vs. Temperature
Figure 50. Closed-Loop Gain vs. Frequency
40
20
0
100 1k 10k
FREQUENCY (Hz) 100k 1M
CMRR (dB)
120
80
100
60
V
S
= ±1.35V
V
IN
= 28mV
R
L
= 1MΩ
C
L
= 47pF
05304-034
102.00
98.00
94.00
90.00
86.00
–50 0 50
TEMPERATURE (°C) 100 150
CMRR (dB)
05304-035
V
S
= ±1.35V
100
80
60
40
20
0
100 1k 10k 100k
FREQUENCY (Hz)1M 100M10M
PSRR (dB)
V
S
= ±1.35V
V
IN
= 50mV
R
L
= 1MΩ
C
L
= 47pF
05304-040
+PSRR
–PSRR
120
100
80
60
40
20
–20
–4010k 100k 1M
FREQUENCY (Hz) 10M 100M
GAIN (dB)
05304-036
–90
–135
–180
–225
PHASE SHIFT (Degrees)
–45
VS = ±1.35V
CLOAD = 11.5pF
PHASE MARGIN = 54°
0
130.00
120.00
110.00
100.00
90.00
80.00–50 0 50
TEMPERATURE (°C) 100 150
A
VO
(dB)
05304-037
V
S
= ±1.35V
R
L
= 10kΩ
50
40
30
20
10
0
–10
–201k 10k 100k 1M
FREQUENCY (Hz) 10M 100M
CLOSED-LOOP GAIN (dB)
V
S
= ±1.35V
R
L
= 1MΩ
C
L
= 47pF
05304-038
AD8655/AD8656 Data Sheet
Rev. E | Page 14 of 20
Figure 51. Maximum Output Swing vs. Frequency
Figure 52. Output Impedance vs. Frequency
Figure 53. Channel Separation vs. Frequency
3.0
2.5
2.0
1.5
1.0
0.5
0
10k 100k 1M
FREQUENCY (Hz) 10M
OUTPUT (V)
05304-039
V
S
= 1.35V
V
IN
= 2.7V
G = +1
NO LOAD
1000
100
10
1
0.1
FREQUENCY (Hz)
100 1k 10k 100k 1M 100M
10M
OUTPUT IMPEDANCE (Ω)
05304-041
VS = ±1.35V
G = +1
G = +100 G = +10
–40
–60
–14010 100 1k FREQUENCY (Hz)
10k
CHANNEL SEPERATION (dB)
0
–20
100k 1M 10M 100M
–80
–100
–120
V
S
= ±2.5V
V
IN
= 50mV
V+
V–
+2.5V
–2.5V
+
–
V
IN
50mV p-p A
R2
100Ω
R1
10kΩ
V–
V+
V
OUT
B
05304-058
Data Sheet AD8655/AD8656
Rev. E | Page 15 of 20
THEORY OF OPERATION
The AD8655/AD8656 amplifiers are voltage feedback, rail-to-rail
input and output precision CMOS amplifiers, which operate
from 2.7 V to 5.0 V of power supply voltage. These amplifiers
use the Analog Devices DigiTrim technology to achieve a higher
degree of precision than is available from most CMOS amplifiers.
DigiTrim technology, used in a number of Analog Devices
amplifiers, is a method of trimming the offset voltage of the
amplifier after it is packaged. The advantage of post-package
trimming is that it corrects any offset voltages caused by the
mechanical stresses of assembly.
The AD8655/AD8656 are available in standard op amp pinouts,
making DigiTrim completely transparent to the user. The input
stage of the amplifiers is a true rail-to-rail architecture, allowing
the input common-mode voltage range of the amplifiers to
extend to both positive and negative supply rails. The open-
loop gain of the AD8655/AD8656 with a load of 10 kΩ is
typically 110 dB.
The AD8655/AD8656 can be used in any precision op amp
application. The amplifier does not exhibit phase reversal for
common-mode voltages within the power supply. The AD8655/
AD8656 are great choices for high resolution data acquisition
systems with voltage noise of 2.7 nV/√Hz and THD + Noise of
–103 dB for a 2 V p-p signal at 10 kHz. Their low noise, sub-pA
input bias current, precision offset, and high speed make them
superb preamps for fast filter applications. The speed and output
drive capability of the AD8655/AD8656 also make them useful
in video applications.
AD8655/AD8656 Data Sheet
Rev. E | Page 16 of 20
APPLICATIONS INFORMATION
INPUT OVERVOLTAGE PROTECTION
The internal protective circuitry of the AD8655/AD8656 allows
voltages exceeding the supply to be applied at the input. It is
recommended, however, not to apply voltages that exceed the
supplies by more than 0.3 V at either input of the amplifier. If a
higher input voltage is applied, series resistors should be used to
limit the current flowing into the inputs. The input current
should be limited to less than 5 mA.
The extremely low input bias current allows the use of larger
resistors, which allows the user to apply higher voltages at the
inputs. The use of these resistors adds thermal noise, which
contributes to the overall output voltage noise of the amplifier.
For example, a 10 kΩ resistor has less than 12.6 nV/√Hz of
thermal noise and less than 10 nV of error voltage at room
temperature.
INPUT CAPACITANCE
Along with bypassing and ground, high speed amplifiers can be
sensitive to parasitic capacitance between the inputs and ground.
For circuits with resistive feedback network, the total capacitance,
whether it is the source capacitance, stray capacitance on the
input pin, or the input capacitance of the amplifier, causes a
breakpoint in the noise gain of the circuit. As a result, a
capacitor must be added in parallel with the gain resistor to
obtain stability. The noise gain is a function of frequency and
peaks at the higher frequencies, assuming the feedback capaci-
tor is selected to make the second-order system critically damped.
A few picofarads of capacitance at the input reduce the input
impedance at high frequencies, which increases the amplifier’s
gain, causing peaking in the frequency response or oscillations.
With the AD8655/AD8656, additional input damping is required
for stability with capacitive loads greater than 200 pF with
direct input to output feedback. See the Driving Capacitive
Loads section.
DRIVING CAPACITIVE LOADS
Although the AD8655/AD8656 can drive capacitive loads up to
500 pF without oscillating, a large amount of ringing is present
when operating the part with input frequencies above 100 kHz.
This is especially true when the amplifiers are configured in
positive unity gain (worst case). When such large capacitive
loads are required, the use of external compensation is highly
recommended. This reduces the overshoot and minimizes
ringing, which, in turn, improves the stability of the AD8655/
AD8656 when driving large capacitive loads.
One simple technique for compensation is a snubber that
consists of a simple RC network. With this circuit in place,
output swing is maintained, and the amplifier is stable at all
gains. Figure 55 shows the implementation of a snubber, which
reduces overshoot by more than 30% and eliminates ringing.
Using a snubber does not recover the loss of bandwidth
incurred from a heavy capacitive load.
Figure 54. Driving Heavy Capacitive Loads Without Compensation
Figure 55. Snubber Network
Figure 56. Driving Heavy Capacitive Loads Using a Snubber Network
TIME (2µs/DIV)
V
S
= ±2.5V
A
V
= 1
C
L
= 500pF
05304-051
VOLTAGE (100mV/DIV)
+IN
200Ω
500pF 500pF
–IN
VCC
VEE
200mV
+
–
05304-052
+
–
VS = ±2.5V
AV = 1
RS = 200Ω
CS
= 500pF
C
L
= 500pF
TIME (10µs/DIV)
05304-053
VOLTAGE (100mV/DIV)
Data Sheet AD8655/AD8656
Rev. E | Page 17 of 20
THD Readings vs. Common-Mode Voltage
Total harmonic distortion of the AD8655/AD8656 is well below
0.0007% with a load of 1 kΩ. This distortion is a function of the
circuit configuration, the voltage applied, and the layout, in
addition to other factors.
Figure 57. THD + N Test Circuit
Figure 58. THD + Noise vs. Frequency
+
–
V
IN
R
L
V
OUT
+2.5V
–2.5V
AD8655
05304-054
1.0
0.1
0.01
0.001
0.0001
%
20 100 1k 10k 80k50 500 5k 50k200 2k 20k
Hz
0.5
0.05
0.005
0.0005
0.2
0.02
0.002
0.0002
SWEEP 1:
VIN = 2V p-p
RL = 10kΩ
SWEEP 2:
VIN = 2V p-p
RL = 1kΩ
SWEEP 1
SWEEP 2
05304-055
AD8655/AD8656 Data Sheet
Rev. E | Page 18 of 20
LAYOUT, GROUNDING, AND BYPASSING CONSIDERATIONS
POWER SUPPLY BYPASSING
Power supply pins can act as inputs for noise, so care must be
taken to apply a noise-free, stable dc voltage. The purpose of
bypass capacitors is to create low impedances from the supply
to ground at all frequencies, thereby shunting or filtering most
of the noise. Bypassing schemes are designed to minimize the
supply impedance at all frequencies with a parallel combination
of capacitors with values of 0.1 µF and 4.7 µF. Chip capacitors
of 0.1 µF (X7R or NPO) are critical and should be as close as
possible to the amplifier package. The 4.7 µF tantalum capacitor
is less critical for high frequency bypassing, and, in most cases,
only one is needed per board at the supply inputs.
GROUNDING
A ground plane layer is important for densely packed PC
boards to minimize parasitic inductances. This minimizes
voltage drops with changes in current. However, an under-
standing of where the current flows in a circuit is critical to
implementing effective high speed circuit design. The length
of the current path is directly proportional to the magnitude
of parasitic inductances, and, therefore, the high frequency
impedance of the path. Large changes in currents in an
inductive ground return create unwanted voltage noise.
The length of the high frequency bypass capacitor leads is
critical, and, therefore, surface-mount capacitors are recom-
mended. A parasitic inductance in the bypass ground trace
works against the low impedance created by the bypass
capacitor. Because load currents flow from the supplies, the
ground for the load impedance should be at the same physical
location as the bypass capacitor grounds. For larger value
capacitors intended to be effective at lower frequencies, the
current return path distance is less critical.
LEAKAGE CURRENTS
Poor PC board layout, contaminants, and the board insulator
material can create leakage currents that are much larger than
the input bias current of the AD8655/AD8656. Any voltage
differential between the inputs and nearby traces creates leakage
currents through the PC board insulator, for example, 1 V/100
GΩ = 10 pA. Similarly, any contaminants on the board can
create significant leakage (skin oils are a common problem).
To significantly reduce leakage, put a guard ring (shield) around
the inputs and input leads that are driven to the same voltage
potential as the inputs. This ensures there is no voltage potential
between the inputs and the surrounding area to create any
leakage currents. To be effective, the guard ring must be driven
by a relatively low impedance source and should completely
surround the input leads on all sides, above and below, by using
a multilayer board.
The charge absorption of the insulator material itself can also
cause leakage currents. Minimizing the amount of material
between the input leads and the guard ring helps to reduce the
absorption. Also, using low absorption materials, such as
Teflon® or ceramic, may be necessary in some instances.
Data Sheet AD8655/AD8656
Rev. E | Page 19 of 20
OUTLINE DIMENSIONS
Figure 59. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body (R-8)
Dimensions shown in millimeters and (inches)
Figure 60. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)
Dimensions shown in millimeters
ORDERING GUIDE
Model1, 2 Temperature Range Package Description Package Option Branding
AD8655ARZ −40°C to +125°C 8-Lead SOIC_N R-8
AD8655ARZ-REEL −40°C to +125°C 8-Lead SOIC_N R-8
AD8655ARZ-REEL7 −40°C to +125°C 8-Lead SOIC_N R-8
AD8655ARMZ-REEL −40°C to +125°C 8-Lead MSOP RM-8 A0D
AD8655ARMZ −40°C to +125°C 8-Lead MSOP RM-8 A0D
AD8655WARMZ-RL −40°C to +125°C 8-Lead MSOP RM-8 A0D
AD8656ARZ −40°C to +125°C 8-Lead SOIC_N R-8
AD8656ARZ-REEL −40°C to +125°C 8-Lead SOIC_N R-8
AD8656ARZ-REEL7 −40°C to +125°C 8-Lead SOIC_N R-8
AD8656ARMZ −40°C to +125°C 8-Lead MSOP RM-8 A0S
AD8656ARMZ-REEL −40°C to +125°C 8-Lead MSOP RM-8 A0S
AD8656WARMZ-REEL −40°C to +125°C 8-Lead MSOP RM-8 A0S
1 Z = RoHS Compliant Part.
2 W = Qualified for Automotive Applications.
AUTOMOTIVE PRODUCTS
The AD8655W model and the AD8656W model are available with controlled manufacturing to support the quality and reliability
requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial
models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products
shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product
ordering information and to obtain the specific Automotive Reliability reports for this model.
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
COMPLIANT TO JEDEC STANDARDS MS-012-AA
012407-A
0.25 (0.0098)
0.17 (0.0067)
1.27 (0.0500)
0.40 (0.0157)
0.50 (0.0196)
0.25 (0.0099) 45°
8°
0°
1.75 (0.0688)
1.35 (0.0532)
SEATING
PLANE
0.25 (0.0098)
0.10 (0.0040)
4
1
85
5.00 (0.1968)
4.80 (0.1890)
4.00 (0.1574)
3.80 (0.1497)
1.27 (0.0500)
BSC
6.20 (0.2441)
5.80 (0.2284)
0.51 (0.0201)
0.31 (0.0122)
COPLANARITY
0.10
COMPLIANT TO JEDEC STANDARDS MO-187-AA
6°
0°
0.80
0.55
0.40
4
8
1
5
0.65 BSC
0.40
0.25
1.10 MAX
3.20
3.00
2.80
COPLANARITY
0.10
0.23
0.09
3.20
3.00
2.80
5.15
4.90
4.65
PIN 1
IDENTIFIER
15° MAX
0.95
0.85
0.75
0.15
0.05
10-07-2009-B
AD8655/AD8656 Data Sheet
Rev. E | Page 20 of 20
NOTES
©2005–2013 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D05304-0-10/13(E)