● 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com
HT0740
Features
±400V input to output isolation
Low input logic current, 500µA max
No external voltage supply required
Floating isolated output drivers
5.0V logic compatible
Applications
Telecommunications
Modems
Solid state relays
High side switches
High end audio switches
Avionics
ATE
►
►
►
►
►
►
►
►
►
►
►
►
General Description
The Supertex HT0740 is a single channel, high voltage, low
input current, isolated driver utilizing Supertex’s proprietary
HVCMOS® technology. It is designed to drive discrete
MOSFETs, configured as high side switches, up to 400V.
The HT0740 generates an independent DC isolated voltage
across the pair of outputs when the logic input is at a logic
high. The HT0740 does not require any external power
supplies. The internal supply voltage is supplied from the
logic input when it is in the high state.
Block Diagram
High Voltage,
Isolated MOSFET Driver
VISO
R = 158KΩ ± 47%
Logic
&
Internal
Clock
Driver
+
VOUT
-
2
HT0740
● 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com
Ordering Information
Device
Package Options
8-Lead SOIC (Narrow Body)
4.90x3.90mm body
1.75mm height (max)
1.27mm pitch
HT0740 HT0740LG-G
-G indicates package is RoHS compliant (‘Green’)
Absolute Maximum Ratings
Parameter Value
Input to output isolation voltage, VISO ±400V
Logic input voltage, VIN -0.5 to +7.0V
Operating temperature -40°C to +85°C
Storage temperature -55°C to +150°C
Soldering temperature* 300°C
Absolute Maximum Ratings are those values beyond which damage to the device may
occur. Functional operation under these conditions is not implied. Continuous operation
of the device at the absolute rating level may affect device reliability. All voltages are
referenced to device ground.
* Distance of 1.6mm from case for 10 seconds.
Pin Configuration
Recommended Operating Conditions
Sym Parameter Min Typ Max Units Conditions
VIH Logic input high voltage 3.15 - 5.5 V ---
VIL Logic input low voltage 0 - 0.5 V ---
TAOperating temperature -40 - +85 OC ---
DC Electrical Characteristics
IHLogic high input current - - 500 µA VIN = 5.0V
ILLogic low input current (quiescent) - - 10 µA VIN = 0.5V
VOUT Output voltage across output terminals 4.5 - - V VIN = 3.15V, no load
8.5 - - V VIN = 4.5V, no load
VIN Input voltage for zero output - - 0.8 V No load
VISO Input to output isolation voltage ±400 - - V ---
AC Electrical Characteristics
td(ON) Turn-on delay time - - 50 µs
See timing diagram and test
circuit
CL = 600pF, TA = 25°C
trRise time - - 650 µs
td(OFF) Turn-off delay time - - 150 µs
tfFall time - - 3.0 ms
1
2
3
4
8
7
6
5
–VOUT NC
+VOUT NC
VIN
NC
NC
GND
Y = Last Digit of Year Sealed
WW = Week Sealed
L = Lot Number
= “Green” Packaging
YYWW
HT07
LLLL
Product Marking
8-Lead SOIC (Narrow Body) (LG)
(top view)
8-Lead SOIC (Narrow Body) (LG)
Package may or may not include the following marks: Si or
3
HT0740
● 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com
90%
10%
50% 50%
90%
10%
4.5V
0V
VOUT
td(ON) trtd(OFF) tf
VIN
Timing Diagram
Test Circuit
HT0740
1
7
VIN
GND
+
VOUT
-CL = 600pF
4
3
VOUT
4.5V
0V
Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an
adequate “product liability indemnification insurance agreement.” Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the
replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications
are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http//www.supertex.com.
©2009 All rights reserved. Unauthorized use or reproduction is prohibited.
1235 Bordeaux Drive, Sunnyvale, CA 94089
Tel: 408-222-8888
www.supertex.com
4
HT0740
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline
information go to http://www.supertex.com/packaging.html.)
Doc.# DSFP-HT0740
A090909
8-Lead SOIC (Narrow Body) Package Outline (LG)
4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch
1
8
Seating
Plane
Gauge
Plane
L
L1
L2
E
E1
D
eb
AA2
A1
Seating
Plane
A
A
Top View
Side View
View B
View B
θ1
θ
Note 1
(Index Area
D/2 x E1/2)
View A-A
h
h
Note 1
Symbol A A1 A2 b D E E1 e h L L1 L2 θ θ1
Dimension
(mm)
MIN 1.35* 0.10 1.25 0.31 4.80* 5.80* 3.80*
1.27
BSC
0.25 0.40
1.04
REF
0.25
BSC
0O5O
NOM - - - - 4.90 6.00 3.90 - - - -
MAX 1.75 0.25 1.65* 0.51 5.00* 6.20* 4.00* 0.50 1.27 8O15O
JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.
* This dimension is not specified in the JEDEC drawing.
Drawings are not to scale.
Supertex Doc. #: DSPD-8SOLGTG, Version I041309.
Note:
This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier;
an embedded metal marker; or a printed indicator.
1.
