1. General description
The GreenChip II is the second generation of controller ICs intended for green flyback
Switched Mode Power Supplies (SMPS). Its high level of integration allows the design of a
cost effective power supply with a very low number of external components.
The TEA1532BT; TEA1532CT can also be used in fixed frequency, Continuous
Conduction Mode (CCM) converter designs for low voltage and high current applications.
At low power (standby) levels the system operates in cycle skipping mode which
minimizes the switching losses during standby.
The special built-in green functions allow the efficiency to be optimum at all power levels.
This holds for quasi-resonant operation at high power levels, as well as fixed frequency
operation with valley switching at medium power levels. At low power (standby) levels, the
system operates in cycle skipping mode with valley detection.
The proprietary high voltage BCD800 process makes direct start-up possible from the
rectified universal mains voltage in an effective and energy efficient way. A second low
voltage, Bipolar CMOS (BICMOS) IC is used for accurate, high speed protection functions
and control.
The TEA1532BT; TEA1532CT enables highly efficient and reliable supplies to be
designed easily.
2. Features
2.1 Distinctive features
nUniversal mains supply operation (70 V to 276 VAC)
nHigh level of integration resulting in a very low external component count
nFixed frequency Continuous Conduction Mode (CCM) operation capability
nQuasi-Resonant (QR) Discontinuous Conduction Mode (DCM) operation capability
2.2 Green features
nValley or zero voltage switching for minimum switching losses in QR operation
nCycle skipping mode at very low loads; input power < 300 mW at no-load operation for
a typical adapter application
nOn-chip start-up current source
2.3 Protection features
nSafe restart mode for system fault conditions
nZero current switch-on in QR mode
TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
Rev. 01 — 18 January 2007 Product data sheet
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 2 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
nUndervoltage protection (fold back during overload)
nIC OverTemperature Protection (OTP) (latched)
nLow and adjustable OverCurrent Protection (OCP) trip level
nSoft (re)start
nMains voltage-dependent operation-enabling level
nTEA1532CT: general purpose input for latched or safe restart protection and timing,
e.g. to be used for OverVoltage Protection (OVP), output short-circuit protection or
system OTP
nTEA1532BT: general purpose input for latched protection and timing, e.g. to be used
for OVP, output short-circuit protection or system OTP
nBrown-out protection
3. Applications
nAdapters and open frame flyback power supplies. The device can also be used in all
applications that demand an efficient and cost-effective solution up to 250 W.
4. Ordering information
Table 1. Ordering information
Type number Package
Name Description Version
TEA1532BT SO8 plastic small outline package; 8 leads; body width
3.9 mm SOT96-1
TEA1532CT
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 3 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
5. Block diagram
(1) Switch S3 is not controlled in the TEA1532BT (fixed as drawn).
Fig 1. Block diagram
SUPPLY
MANAGEMENT
internal
supply UVLO start
Vmains(oper)(en)
VCC 1
2
4
GND S1
CTRL
OSCILLATOR
DCM
AND
CCM
DETECTION
LOGIC
LOGIC
BROWN-OUT
PROTECTION
soft
start
S2
OVER-
TEMPERATURE
PROTECTION
SQ
R
UVLO Q
MAXIMUM
ON-TIME
PROTECTION
POWER-ON
RESET
1
VALLEY
80
mV
clamp
DRIVER
START-UP
CURRENT SOURCE
0.5 V
6SENSE
7DRIVER
coa047
5DEM
8DRAIN
OCP
LEB
blank
Istartup(soft)
Isc/t
0.63 V
SQ
R
VCC < 4.5 V Q
50
mV
TEA1532BT
TEA1532CT
Osc_Rdy
Duty_Max
SLOPE
COMPENSATION
5.6 V
control
detect
Ich
3
PROTECT
5.6 V
Idch
300
protect
detect
3 V
2.5 V
S3
(1)
DCM and CCM
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 4 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
6. Pinning information
6.1 Pinning
6.2 Pin description
7. Functional description
The TEA1532BT; TEA1532CT is a controller for a compact flyback converter with the IC
situated on the primary side. An auxiliary winding of the transformer provides
demagnetization detection and powers the IC after start-up; see Figure 3.
Fig 2. Pin configuration: TEA1532BT and TEA1532CT (SOT96-1)
TEA1532BT
TEA1532CT
VCC DRAIN
GND DRIVER
PROTECT SENSE
CTRL DEM
001aaf068
1
2
3
4
6
5
8
7
Table 2. Pin description
Symbol Pin Description
VCC 1 supply voltage
GND 2 ground
PROTECT 3 protection and timing input
CTRL 4 control input
DEM 5 input from auxiliary winding for demagnetization timing
SENSE 6 programmable current sense input
DRIVER 7 MOSFET gate driver output
DRAIN 8 drain of the external MOS switch, input for start-up current and
valley sensing
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 5 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
The TEA1532BT; TEA1532CT can operate in multi modes; see Figure 4.
In QR mode, the next converter stroke is started only after demagnetization of the
transformer current (zero current switching), while the drain voltage has reached the
lowest voltage to minimize switching losses (green function). The primary resonant circuit
of primary inductance and drain capacitor ensures this quasi-resonant operation. The
design can be optimized in such a way that zero voltage switching can extend over most of
the universal mains range.
Fig 3. Basic configuration
Fig 4. Multi mode and FF-CCM operation
coa048
1
CVCC
CVIN
Vi
2
3
4
8
7
6
5
TEA1532BT
TEA1532CT
Cycle
skip fixed FF-CCM
P (W)
coa049
f
(kHz)
125
QR
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 6 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
To prevent very high frequency operation at lower loads, the quasi-resonant operation
changes smoothly in fixed frequency Pulse Width Modulation (PWM) control.
In fixed frequency continuous conduction mode, which can be activated by grounding
pin DEM, the internal oscillator determines the start of the next converter stroke.
In both operating modes, a cycle skipping mode is activated at very low power (standby)
levels.
7.1 Start-up, mains enabling operation level and undervoltage lock out
Refer to Figure 9 and Figure 10. Initially, the IC is self supplying from the rectified mains
voltage via pin DRAIN. Supply capacitor CVCC (at pin 1) is charged by the internal start-up
current source to a level of about 4 V or higher, depending on the drain voltage. Once the
drain voltage exceeds the Vmains(oper)(en) (mains-dependent operation-enabling level), the
start-up current source will continue charging capacitor CVCC (switch S1 will be opened);
see Figure 1. The IC will activate the power converter as soon as the voltage on pin VCC
passes the Vstartup level. At this moment the IC supply from the high voltage pin is stopped
(green function). The IC supply is taken over by the auxiliary winding of the flyback
converter.
The moment the voltage on pin VCC drops below Vth(UVLO) (undervoltage lock out), the IC
stops switching and performs a safe restart from the rectified mains voltage. In the safe
restart mode the driver output is disabled and pin VCC voltage is recharged via pin DRAIN.
7.2 Supply management
All (internal) reference voltages are derived from a temperature compensated, on-chip
band gap circuit.
7.3 Oscillator
The fixed frequency of the oscillator is set by an internal current source and capacitor.
7.4 Cycle skipping
At very low power levels a cycle skipping mode activates. An internal control voltage
(Vsense(max)) lower than 25 mV will inhibit switch-on of the external power MOSFET until
this voltage increases to a higher value; see Figure 5.
7.5 Current control mode
Current control mode is used for its good line regulation behavior.
The primary current is sensed across an external resistor and compared with the internal
control voltage. The driver output is latched in the logic, preventing multiple switch-on.
The internal control voltage is inversely proportional to the external pin CTRL voltage, with
an offset of 1.5 V. This means that a voltage range from 1 V to approximately 1.5 V on
pin CTRL will result in an internal control voltage range from 0.5 V to 0 V (a high external
control voltage results in a low duty cycle).
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 7 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
7.6 OverCurrent Protection (OCP)
The primary peak current in the transformer is measured accurately cycle-by-cycle using
the external sense resistor Rsense. The OCP circuit limits the voltage on pin SENSE to an
internal level equal to 1.5 V VCTRL (see also Section 7.5). The OCP detection is
suppressed during the leading edge blanking period, tleb, to prevent false triggering
caused by the switch-on spikes.
7.7 Demagnetization (QR operation)
The system will be in Discontinuous Conduction Mode (DCM) (QR operation) when
resistor RDEM is applied. The oscillator will not start a new primary stroke until the previous
secondary stroke has ended.
Demagnetization features a cycle-by-cycle output short-circuit protection, which
immediately reduces the frequency (longer off-time), thereby reducing the power level.
Demagnetization recognition is suppressed during the first tsup(xfmr_ring) time (typical
1.5 µs). This suppression may be necessary in applications where the transformer has a
large leakage inductance and at low output voltages or start-up.
7.8 Valley switching
Refer to Figure 6. A new cycle starts when the power switch is activated. After the on-time
(determined by the sense voltage and the internal control voltage), the switch is opened
and the secondary stroke starts. After the secondary stroke, the drain voltage shows an
oscillation with a frequency of approximately
where Lp is the primary self inductance of the transformer and Cd is the capacitance on
the drain node.
As soon as the oscillator voltage is high again and the secondary stroke has ended, the
circuit waits for the lowest drain voltage before starting a new primary stroke. This method
is called valley detection. Figure 6 shows the drain voltage, valley signal, secondary stroke
signal and the oscillator signal.
Fig 5. The Vsense(max) voltage as a function of VCTRL
VCTRL (V)
1 V
(typ)
0.52 V
1.5 V
(typ)
coa016
Vsense(max) (V)
cycle
skip
active
25 mV
1
2π× LpCd
××
------------------------------------------
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 8 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
In an optimum design, the reflected secondary voltage on the primary side will force the
drain voltage to zero. Thus, zero voltage switching is possible, preventing large capacitive
switching losses , and allowing high frequency operation, which
results in small and cost-effective magnetics.
7.9 Continuous Conduction Mode (CCM)
It is also possible to operate the IC in the so-called Fixed Frequency Continuous
Conduction Mode (FF CCM). This mode is activated by connecting pin DEM to ground
and connecting pin DRAIN to the rectified VI voltage; see Figure 12.
7.10 Adjustable slope compensation
A slope compensation function has been added at pin CTRL; see Figure 7. The slope
compensation function prevents sub-harmonic oscillation in CCM at duty cycles over
50 %. The CTRL voltage is modulated by sourcing a (non-constant) current out of
pin CTRL and adding a series resistor Rslopecomp. This increases the CTRL voltage
proportionally with the on-time, which therefore limits the OCP level. Thus, a longer
on-time results in a higher CTRL voltage. However, this increase in CTRL voltage will
actually decrease the on-time. Slope compensation can be adjusted by changing the
(1) Start of new cycle at lowest drain voltage.
(2) Start of new cycle in a classical PWM system at high drain voltage.
Fig 6. Signals for valley switching
P1
2
---CV
2
×f××=


drain
secondary
stroke
mgu235
secondary
ringing
primary
stroke
valley
(2) (1)
secondary
stroke
oscillator
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 9 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
value of Rslopecomp. Slope compensation prevents modulation of the on-time (duty cycle)
while operating in FF CCM. A possible drawback of sub-harmonic oscillation can be
output voltage ripple.
7.11 Minimum and maximum on-time
The minimum on-time of the SMPS is determined by the Leading Edge Blinking (LEB)
time (typically 400 ns). The IC limits the on-time to a maximum time, which is dependent
on the mode of operation:
QR mode: When the system requires an ‘on-time’ of more than 25 µs, a fault condition is
assumed (e.g. CVCC removed). The IC stops switching and enters the safe restart mode.
CCM: The driver duty cycle is limited to 70 %. So the maximum on-time is correlated to
the oscillator time, which results in an accurate limit of the minimum input voltage of the
flyback converter.
7.12 Soft start-up (pin SENSE)
To prevent transformer rattle at start-up or during hiccup, the transformer peak current is
slowly increased by the soft start function. This can be achieved by inserting a resistor
and a capacitor between pin SENSE (pin 6) and sense resistor Rsense. An internal current
source charges the capacitor to VSENSE =I
startup(soft) ×Rss (about 0.5 V maximum).
The start level and the time constant of the increasing primary current level can be
adjusted externally by changing the values of Rss and Css.
Fig 7. Slope compensation
001aaa830
CTRL 1
slope compensation
current
0.63 V
control
detect
5.6 V
4
RCTRL
Rsc
I
DM Vsense max)( Istartup soft)( Rss
×)(
Rsense
---------------------------------------------------------------------------------------
=
τRss Css
×=
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 10 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
The charging current Istartup(soft) will flow as long as the voltage on pin SENSE is
below approximately 0.5 V. If the voltage on pin SENSE exceeds 0.5 V, the soft start
current source will start limiting current Istartup(soft).AtV
startup, the Istartup(soft) current source
is completely switched off; see Figure 8.
Since the soft start current is supplied from pin DRAIN, the Rss value will not affect VCC
current during start-up.
7.13 Control pin protection
If the pin CTRL becomes open-circuit or is disconnected, a fault condition is assumed and
the converter will stop switching immediately. Operation recommences when the fault
condition is removed.
7.14 PROTECT and timing input
The PROTECT input (pin 3) is a multi-purpose (high-impedance) input, which can be used
to switch off the IC and create a relatively long timing function. As soon as the voltage on
this pin rises above 2.5 V, switching stops immediately. For the timing function, a current of
typically 50 µA flows out of pin PROTECT and charges an external capacitor until the
activation level of 2.5 V is reached. This current source is only activated when the
converter is not in regulation, which is detected by the voltage on pin CTRL
(VCTRL < 0.63 V). A (small) discharge current is also implemented to ensure that the
capacitor is not charged, for example, by spikes. A MOSFET switch is added to discharge
the external capacitor and ensure a defined start situation. For the TEA1532CT, the
voltage on pin CTRL determines whether the IC enters latched protection mode, or safe
restart protection mode:
When the voltage on pin CTRL is below 0.63 V, the IC is assumed to be out of
regulation (e.g. the control loop is open). In this case activating pin PROTECT
(VPROTECT > 2.5 V) will cause the converter to stop switching. Once VCC drops below
Vth(UVLO), capacitor CVCC will be recharged and the supply will restart. This cycle will
be repeated until the fault condition is removed (safe restart mode).
When the voltage on pin CTRL is above 0.63 V, the output is assumed to be in
regulation. In this case activating pin PROTECT (VPROTECT > 2.5 V), by external
means, will activate the latch protection of the IC: The voltage on pin VCC will cycle
between Vstartup and Vth(UVLO), but the IC will not start switching again until the latch
Fig 8. Soft start-up
Css
Rss
SENSE
Rsense
Iss
Vocp
start-up
mgu237
6
0.5 V
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 11 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
protection is reset. The latch is reset as soon as VCC drops below 4.5 V (typical value)
(this only occurs when the mains has been disconnected). The internal
overtemperature protection will also trigger this latch; see also Figure 1.
For the TEA1532BT the IC always enters the latched mode protection independent of the
voltage on pin CTRL.
A voltage higher than 3 V on pin PROTECT will always latch the IC. This is independent of
the state or the version of the IC.
7.15 OverTemperature Protection (OTP)
The IC provides accurate OTP. The IC will stop switching when the junction temperature
exceeds the thermal shutdown temperature. When VCC drops to Vth(UVLO), capacitor CVCC
will be recharged to the Vstartup level, however switching will not restart. Subsequently, VCC
will drop again to Vth(UVLO), etc.
Operation only recommences when VCC drops below a level of about 4.5 V (typically,
when Vmains is disconnected for a short period).
7.16 Brown-out protection
During the so called brown-out test, the input voltage is slowly decreased. Since the
on-time depends on Vi, long on-times at low Vi can damage the (external) power device.
This is prevented by stopping the converter when the input voltage drops too low.
When the voltage on pin DEM drops below 50 mV during the on-time (QR mode), the
maximum on-time is set to 25 µs. The maximum on-time will be reached while Vi is low.
Subsequently, the IC stops switching and VCC drops below Vth(UVLO). Capacitor CVCC will
only be recharged and the supply will restart only when voltage VI is high enough
(Vmains(oper)(en), also see Section 7.1). In addition to this, a VI level at which the converter
has to enter a safe restart can be set with a demagnetization resistor. During the primary
stroke, the rectified mains input voltage is measured by sensing the current drawn from
pin DEM. This current depends on the mains voltage, according to the following equation:
Where: (ratio of the number of auxiliary to the number of primary windings)
The latter function requires an on-time of at least 2 µs. This on-time ensures that a reliable
demagnetization current can be measured.
When pin DEM is grounded (CCM), the brown-out protection is disabled. In this case the
duty cycle is limited to 0.7, so at low mains voltage the on-time is limited and therefore the
dissipation in the FET is limited.
7.17 Driver
The driver circuit to the gate of the power MOSFET has a current sourcing capability of
typically 170 mA and a current sink capability of typically 700 mA. This permits fast
turn-on and turn-off of the power MOSFET for efficient operation.
I
DEM Vaux
RDEM
---------------NV
mains
×
RDEM
----------------------------
≈≈
NNaux
Np
------------
=
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 12 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
A low driver source current has been chosen to limit the V/t at switch-on. This reduces
ElectroMagnetic Interference (EMI) and also limits the current spikes across Rsense.
8. Limiting values
[1] Equivalent to discharging a 100 pF capacitor through a 1.5 k series resistor.
[2] Equivalent to discharging a 200 pF capacitor through a 0.75 µH coil and a 10 resistor.
9. Thermal characteristics
Table 3. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
Voltages
VCC supply voltage continuous 0.4 +20 V
VPROTECT voltage on pin PROTECT continuous 0.4 +5 V
VCTRL voltage on pin CTRL 0.4 +5 V
VDEM voltage on pin DEM current limited - - V
VSENSE voltage on pin SENSE current limited 0.4 - V
VDRAIN voltage on pin DRAIN 0.4 +650 V
Currents
ICTRL current on pin CTRL d < 10 % - 50 mA
IDEM current on pin DEM 1000 +250 µA
ISENSE current on pin SENSE 1 +10 mA
IDRIVER current on pin DRIVER d < 10 % 0.8 +2 A
IDRAIN current on pin DRAIN - 5 mA
General
Ptot total power dissipation Tamb <70°C - 0.5 W
Tstg storage temperature 55 +150 °C
Tjjunction temperature 20 +145 °C
ESD
VESD electrostatic discharge
voltage class 1
human body model pins 1 to 7 [1] - 2000 V
pin 8 (DRAIN) [1] - 1500 V
machine model [2] - 200 V
Table 4. Thermal characteristics
Symbol Parameter Conditions Typ Unit
Rth(j-a) thermal resistance from junction to
ambient in free air 150 K/W
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 13 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
10. Characteristics
Table 5. Characteristics
Symbol Parameter Conditions Min Typ Max Unit
Start-up current source (pin DRAIN)
IDRAIN current on pin DRAIN VDRAIN > 100 V
VCC = 0 V 1.0 1.2 1.4 mA
with auxiliary supply - 100 300 µA
VBR breakdown voltage 650 - - V
Vmains(oper)(en) mains-dependent
operation-enabling
voltage
60 - 100 V
Supply voltage management (pin VCC)
Vstartup start-up voltage 10.3 11 11.7 V
Vth(UVLO) undervoltage lockout
threshold voltage 8.1 8.7 9.3 V
Vhys hysteresis voltage Vstartup Vth(UVLO) 2.0 2.3 2.6 V
Ich(high) high charging current VDRAIN > 100 V;
VCC <3V 1.2 10.8 mA
Ich(low) low charging current VDRAIN > 100 V;
3V<V
CC <V
th(UVLO)
1.2 0.75 0.45 mA
Irestart restart current VDRAIN > 100 V;
Vth(UVLO) <V
CC <V
startup
650 550 450 µA
ICC(oper) operating supply
current no load on pin DRIVER 1.1 1.3 1.5 mA
Demagnetization management (pin DEM)
Vth(DEM) threshold voltage on pin
DEM 50 80 110 mV
Vth(det)(CCM) continuous conduction
mode detection
threshold voltage
80 50 20 mV
VCL(neg) negative clamp voltage IDEM =500 µA0.5 0.45 0.40 V
VCL(pos) positive clamp voltage IDEM = 250 µA 0.5 0.7 0.9 V
tsup(xfmr_ring) transformer ringing
suppression time at start of secondary
stroke 1.1 1.5 1.9 µs
Pulse width modulator
ton(min) minimum on-time - tleb -ns
ton(max) maximum on-time QR mode 20 25 30 µs
δmax maximum duty cycle 67 70 73 %
Oscillator
fosc oscillator frequency VCTRL < 1 V 100 125 150 kHz
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 14 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
Duty cycle control (pin CTRL)
Vmin(δmax) minimum voltage
(maximum duty cycle) - 1.0 - V
Vmax(δmin) maximum voltage
(minimum duty cycle) - 1.5 - V
Isc/t slope compensation
current 1.2 10.8 µA/µs
VCTRL(detect) detection voltage on pin
CTRL 0.56 0.63 0.70 V
Protection and timing input (pin PROTECT)
Vtrip trip voltage [1] 2.37 2.5 2.63 V
Vtrip(latch) latch trip voltage 2.85 3 3.15 V
VVCC(latch)(reset) latch reset voltage on
pin VCC VPROTECT < 2.3 V - 4.5 - V
Ich charge current VCTRL < 0.63 V 57 50 43 µA
Idch discharge current - 100 - nA
Valley switch (pin DRAIN)
(V/t)vrec valley recognition
voltage change with
time
43 - +43 V/µs
td(vrec-swon) valley recognition to
switch-on delay time [2] - 150 - ns
Overcurrent and winding short-circuit protection (pin SENSE)
Vsense(max) maximum sense
voltage V/t = 0.1 V/µs 0.48 0.52 0.56 V
tPD propagation delay V/t = 0.5 V/µs - 140 185 ns
tleb leading edge blanking
time 330 400 470 ns
Istartup(soft) soft startup current VSENSE <0.5V 456075µA
Brown-out protection (pin DEM)
Iprot(bo) brownout protection
current A constant Iprot(bo) is
drawn from pin DEM. [3] 68 60 52 µA
ten(prot)bo brownout protection
enable time 1.5 2 2.5 µs
Table 5. Characteristics
…continued
Symbol Parameter Conditions Min Typ Max Unit
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 15 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
[1] TEA1532CT: safe restart; TEA1532BT: latch.
[2] Guaranteed by design.
[3] Vi detection level. Set by the demagnetization resistor RDEM; see Section 7.16.
11. Application information
A converter with the TEA1532BT; TEA1532CT consists of an input filter, a transformer
with a third winding (auxiliary), and an output stage with a feedback circuit.
Capacitor CVCC buffers the IC supply voltage, which is powered via the internal current
source, that is connected to the rectified mains during start-up and, via the auxiliary
winding, during operation.
A sense resistor Rsense converts the primary current into a voltage at pin SENSE. The
value of Rsense defines the maximum primary peak current.
Figure 9 shows a flyback configuration using the discontinuous conduction mode.
Pin PROTECT is used in this example for external overvoltage protection and open loop
or output short-circuit protection. If this pin is not used, it must be tied to ground. Figure 12
shows a flyback configuration using the continuous conduction mode. The pin PROTECT
is used in this example for external overtemperature protection and open loop or output
short-circuit protection.
Driver (pin DRIVER)
Isource source current VCC = 9.5 V;
VDRIVER =2V -170 88 mA
Isink sink current VCC = 9.5 V
VDRIVER = 2 V - 300 - mA
VDRIVER = 9.5 V 400 700 - mA
Vo(max) maximum output
voltage VCC > 12 V - 11.5 12 V
Temperature protection
Tpl(max) maximum protection
level temperature 130 140 150 °C
Tpl(hys) protection level
hysteresis temperature VCC >2V - 8 - °C
Table 5. Characteristics
…continued
Symbol Parameter Conditions Min Typ Max Unit
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 16 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
Fig 9. Flyback configuration using the discontinuous conduction mode
1
2
3
4
VCC
Vmains
Vi
RCTRL RDEM
Rsense
GND
PROTECT
CTRL
DRAIN
power
MOSFET
SENSE
DEM
8
7
6
5
DRIVER
Rss
Css
coa050
TEA1532BT
TEA1532CT
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 17 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
(1) In CCM, the brown-out protection is implemented by the maximum duty cycle in combination
with pin PROTECT.
Fig 10. Typical waveforms 1
001aaf069
VDRIVER
VPROTECT
start-up
sequence normal
operation OVP
TEA1532CT normal
operation output
short-circuit
TEA1532CT
brown-out(1)
VCC
Vstartup
VO
drain of power
MOSFET
Vi
Vi
Vth(UVLO)
2.5 V
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 18 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
(1) When VPROTECT is forced above 3 V, the protection is always latched. So the IC is not started at
Vstartup unless the VCC voltage drops below the VVCC(latch)(reset) level. This is the same action
used for external OTP compensation described in Section 7.15.
(2) External OTP for TEA1532BT and TEA1532CT; OVP and output short circuit for TEA1532BT.
Fig 11. Typical waveforms 2
001aaa841
VDRIVER
VPROTECT(1)
start-up
sequence normal
operation
VCC
Vstartup
VO
VDRAIN
Vi
Vi
Vth(UVLO)
2.5 V
protection
active(2)
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 19 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
12. Test information
12.1 Quality information
The
General Quality Specification for Integrated Circuits, SNW-FQ-611
is applicable.
(1) The pin PROTECT is used in this example for external OTP and open loop or output
short-circuit protection. Slope compensation is determined by the value of Rslopecomp.
Fig 12. Flyback configuration using the continuous conduction mode
TEA1532BT
TEA1532CT
1
2
3
4
VCC
Vmains
Vi
RCTRL
Rsense
GND
PROTECT(1)
CTRL
DRAIN
power
MOSFET
SENSE
DEM
8
7
6
5
DRIVER
Rss
Css
coa051
Rslopecomp
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 20 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
13. Package outline
Fig 13. Package outline SOT96-1 (SO8)
UNIT A
max. A1A2A3bpcD
(1) E(2) (1)
eH
ELL
pQZywv θ
REFERENCES
OUTLINE
VERSION EUROPEAN
PROJECTION ISSUE DATE
IEC JEDEC JEITA
mm
inches
1.75 0.25
0.10 1.45
1.25 0.25 0.49
0.36 0.25
0.19 5.0
4.8 4.0
3.8 1.27 6.2
5.8 1.05 0.7
0.6 0.7
0.3 8
0
o
o
0.25 0.10.25
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
Notes
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.
1.0
0.4
SOT96-1
X
wM
θ
A
A1
A2
bp
D
HE
Lp
Q
detail X
E
Z
e
c
L
vMA
(A )
3
A
4
5
pin 1 index
1
8
y
076E03 MS-012
0.069 0.010
0.004 0.057
0.049 0.01 0.019
0.014 0.0100
0.0075 0.20
0.19 0.16
0.15 0.05 0.244
0.228 0.028
0.024 0.028
0.012
0.010.010.041 0.004
0.039
0.016
0 2.5 5 mm
scale
SO8: plastic small outline package; 8 leads; body width 3.9 mm SOT96-1
99-12-27
03-02-18
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 21 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
14. Revision history
Table 6. Revision history
Document ID Release date Data sheet status Change notice Supersedes
TEA1532BT_TEA1532CT_1 20070118 Product data sheet - -
TEA1532BT_TEA1532CT_1 © NXP B.V. 2007. All rights reserved.
Product data sheet Rev. 01 — 18 January 2007 22 of 23
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
15. Legal information
15.1 Data sheet status
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term ‘short data sheet’ is explained in section “Definitions”.
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
15.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
15.3 Disclaimers
General — Information in this document is believed to be accurate and
reliable. However, NXP Semiconductors does not give any representations or
warranties, expressed or implied, as to the accuracy or completeness of such
information and shall have no liability for the consequences of use of such
information.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in medical, military, aircraft,
space or life support equipment, nor in applications where failure or
malfunction of a NXP Semiconductors product can reasonably be expected to
result in personal injury, death or severe property or environmental damage.
NXP Semiconductors accepts no liability for inclusion and/or use of NXP
Semiconductors products in such equipment or applications and therefore
such inclusion and/or use is at the customer’s own risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) may cause permanent
damage to the device. Limiting values are stress ratings only and operation of
the device at these or any other conditions above those given in the
Characteristics sections of this document is not implied. Exposure to limiting
values for extended periods may affect device reliability.
Terms and conditions of sale — NXP Semiconductors products are sold
subject to the general terms and conditions of commercial sale, as published
at http://www.nxp.com/profile/terms, including those pertaining to warranty,
intellectual property rights infringement and limitation of liability, unless
explicitly otherwise agreed to in writing by NXP Semiconductors. In case of
any inconsistency or conflict between information in this document and such
terms and conditions, the latter will prevail.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
15.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
GreenChip — is a trademark of NXP B.V.
16. Contact information
For additional information, please visit: http://www.nxp.com
For sales office addresses, send an email to: salesaddresses@nxp.com
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development.
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification.
Product [short] data sheet Production This document contains the product specification.
NXP Semiconductors TEA1532BT; TEA1532CT
GreenChip II SMPS control IC
© NXP B.V. 2007. All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 18 January 2007
Document identifier: TEA1532BT_TEA1532CT_1
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
17. Contents
1 General description. . . . . . . . . . . . . . . . . . . . . . 1
2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
2.1 Distinctive features . . . . . . . . . . . . . . . . . . . . . . 1
2.2 Green features . . . . . . . . . . . . . . . . . . . . . . . . . 1
2.3 Protection features . . . . . . . . . . . . . . . . . . . . . . 1
3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
4 Ordering information. . . . . . . . . . . . . . . . . . . . . 2
5 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3
6 Pinning information. . . . . . . . . . . . . . . . . . . . . . 4
6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
6.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
7 Functional description . . . . . . . . . . . . . . . . . . . 4
7.1 Start-up, mains enabling operation level and
undervoltage lock out . . . . . . . . . . . . . . . . . . . . 6
7.2 Supply management. . . . . . . . . . . . . . . . . . . . . 6
7.3 Oscillator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
7.4 Cycle skipping. . . . . . . . . . . . . . . . . . . . . . . . . . 6
7.5 Current control mode . . . . . . . . . . . . . . . . . . . . 6
7.6 OverCurrent Protection (OCP) . . . . . . . . . . . . . 7
7.7 Demagnetization (QR operation) . . . . . . . . . . . 7
7.8 Valley switching. . . . . . . . . . . . . . . . . . . . . . . . . 7
7.9 Continuous Conduction Mode (CCM). . . . . . . . 8
7.10 Adjustable slope compensation . . . . . . . . . . . . 8
7.11 Minimum and maximum on-time. . . . . . . . . . . . 9
7.12 Soft start-up (pin SENSE). . . . . . . . . . . . . . . . . 9
7.13 Control pin protection . . . . . . . . . . . . . . . . . . . 10
7.14 PROTECT and timing input . . . . . . . . . . . . . . 10
7.15 OverTemperature Protection (OTP) . . . . . . . . 11
7.16 Brown-out protection. . . . . . . . . . . . . . . . . . . . 11
7.17 Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
8 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 12
9 Thermal characteristics. . . . . . . . . . . . . . . . . . 12
10 Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . 13
11 Application information. . . . . . . . . . . . . . . . . . 15
12 Test information. . . . . . . . . . . . . . . . . . . . . . . . 19
12.1 Quality information . . . . . . . . . . . . . . . . . . . . . 19
13 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 20
14 Revision history. . . . . . . . . . . . . . . . . . . . . . . . 21
15 Legal information. . . . . . . . . . . . . . . . . . . . . . . 22
15.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 22
15.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
15.3 Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 22
15.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 22
16 Contact information. . . . . . . . . . . . . . . . . . . . . 22
17 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23