1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
SCLK
FS
SDI
EOC/INT
SDO
DGND
DVDD
CS
A0
A1
A2
A3
CSTART
AVDD
AGND
BGAP
REFM
REFP
AGND
AVDD
A7
A6
A5
A4
TLC3548
DW OR PW PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
SCLK
FS
SDI
EOC/INT
SDO
DGND
DVDD
CS
A0
A1
CSTART
AVDD
AGND
BGAP
REFM
REFP
AGND
AVDD
A3
A2
TLC3544
DW OR PW PACKAGE
(TOP VIEW)
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C – OCTOBER 2000 – REVISED MAY 2003
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
D14-Bit Resolution
DMaximum Throughput 200 KSPS
DAnalog Input Range 0-V to Reference
Voltage
DMultiple Analog Inputs:
– 8 Channels for TLC3548
– 4 Channels for TLC3544
DPseudodifferential Analog Inputs
DSPI/DSP-Compatible Serial Interfaces With
SCLK up to 25 MHz
DSingle 5-V Analog Supply; 3-/5-V Digital
Supply
DLow Power:
– 4 mA (Internal Reference: 1.8 mA) for
Normal Operation
– 20 µA in Autopower-Down
DBuilt-In 4-V Reference, Conversion Clock
and 8x FIFO
DHardware-Controlled and Programmable
Sampling Period
DProgrammable Autochannel Sweep and
Repeat
DHardware Default Configuration
DINL: ±1 LSB Max
DDNL: ±1 LSB Max
DSINAD: 80.8 dB
DTHD: –95 dB
description
The TLC3544 and TLC3548 are a family of 14-bit resolution high-performance, low-power, CMOS
analog-to-digital converters (ADC). All devices operate from a single 5-V analog power supply and 3-V to 5-V
digital supply. The serial interface consists of four digital inputs [chip select (CS), frame sync (FS), serial
input-output clock (SCLK), serial data input (SDI)], and a 3-state serial data output (SDO). CS (works as SS,
slave select), SDI, SDO, and SCLK form an SPI interface. FS, SDI, SDO, and SCLK form a DSP interface. The
frame sync signal (FS) indicates the start of a serial data frame being transferred. When multiple converters
connect to one serial port of a DSP, CS works as the chip select to allow the host DSP to access the individual
converter . CS can be tied to ground if only one converter is used. FS must be tied to DVDD if it is not used (such
as in an SPI interface). When SDI is tied to DVDD, the device is set in hardware default mode after power-on,
and no software configuration is required. In the simplest case, only three wires (SDO, SCLK, and CS or FS)
are needed to interface with the host.
Copyright 2000 – 2003, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
2POST OFFICE BOX 655303 DALLAS, TEXAS 75265
description (continued)
In addition to being a high-speed ADC with versatile control capability, these devices have an on-chip analog
multiplexer (MUX) that can select any analog input or one of three self-test voltages. The sample-and-hold
function is automatically started after the fourth SCLK (normal sampling) or can be controlled by CSTART to
extend the sampling period (extended sampling). The normal sampling period can also be programmed as short
sampling (12 SCLKs) or long sampling (44 SCLKs) to accommodate the faster SCLK operation popular among
high-performance signal processors. The TLC3544 and TLC3548 are designed to operate with low power
consumption. The power saving feature is further enhanced with software power-down/ autopower-down
modes and programmable conversion speeds. The conversion clock (internal OSC) is built in. The converter
can also use an external SCLK as the conversion clock for maximum flexibility. The TLC3544 and TLC3548
have a 4-V internal reference. The converters are specified with unipolar input range of 0-V to 5-V when a 5-V
external reference is used.
AVAILABLE OPTIONS
PACKAGED DEVICES
TA20-TSSOP
(PW) 20-SOIC
(DW) 24-SOIC
(DW) 24-TSSOP
(PW)
0°C to 70°C TLC3544CPW TLC3544CDW TLC3548CDW TLC3548CPW
40°C to 85°C TLC3544IPW TLC3544IDW TLC3548IDW TLC3548IPW
functional block diagram
Analog
MUX
4-V
Reference
Command
Decode
CMR (4 MSBs)
SAR
ADC
OSC
Conversion
Clock
FIFO
X8
Control
Logic
4-Bit
Counter
SDO
EOC/INT
DVDD AVDD
DGND AGND
CSTART
FS
CS
SCLK
SDI CFR
REFM
BGAP
REFP
X8
A0
A1
A2
A3
A4
A5
A6
A7
X4
A0
A1
A2
A3
X
X
X
X
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
equivalent input circuit
1.1 k
Max
Ron
MUX
C(sample) = 30 pF Max
VDD
REFM
Ain
Diode Turn on Voltage: 35 V
Equivalent Analog Input Circuit
Equivalent Digital Input Circuit
Digital Input
VDD
Terminal Functions
TERMINAL
NAME
NO. I/O DESCRIPTION
NAME TLC3544 TLC3548
I/O
DESCRIPTION
A0
A1
A2
A3
A0
A1
A2
A3
A4
A5
A6
A7
9
10
11
12
9
10
11
12
13
14
15
16
IAnalog signal inputs. Analog input signals applied to these terminals are internally multiplexed. The
driving source impedance should be less than or equal to 1 k for normal sampling. For larger
source impedance, use the external hardware conversion start signal CSTART (the low time of
CSTART controls the sampling period) or reduce the frequency of SCLK to increase the sampling
time.
AGND 14, 18 18, 22 IAnalog ground return for the internal circuitry. Unless otherwise noted, all analog voltage
measurements are with respect to AGND.
AVDD 13, 19 17, 23 IAnalog supply voltage
BGAP 17 21 I Internal bandgap compensation pin. Install compensation capacitors between BGAP and AGND.
0.1 µF for external reference; 10 µF in parallel with 0.1 µF for internal reference.
CS 8 8 I Chip select. When CS is high, SDO is in high-impedance state, SDI is ignored, and SCLK is
disabled to clock data but works as conversion clock source if programmed. The falling edge of CS
input resets the internal 4-bit counter, enables SDI and SCLK, and removes SDO from
high-impedance state.
If FS is high at CS falling edge, CS falling edge initiates the operation cycle. CS works as slave
select (SS) to provide an SPI interface.
If FS is low at CS falling edge, FS rising edge initiates the operation cycle. CS can be used as chip
select to allow the host to access the individual converter.
CSTART 20 24 I External sampling trigger signal, which initiates the sampling from a selected analog input channel
when the device works in extended sampling mode (asynchronous sampling). A high-to-low
transition starts the sampling of the analog input signal. A low-to-high transition puts the S/H in hold
mode and starts the conversion. The low time of the CSTART signal controls the sampling period.
CSTART signal must be long enough for proper sampling. CSTART must stay high long enough
after the low-to-high transition for the conversion to finish maturely. The activation of CSTART is
independent of SCLK and the level of CS and FS. However, the first CSTART cannot be issued
before the rising edge of the 11th SCLK. T ie this terminal to DVDD if not used.
DGND 6 6 I Digital ground return for the internal circuitry
DVDD 7 7 I Digital supply voltage
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
4POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Terminal Functions (Continued)
TERMINAL
NAME
NO. I/O DESCRIPTION
NAME TLC3544 TLC3548
I/O
DESCRIPTION
EOC(INT) 4 4 O End of conversion (EOC) or interrupt to host processor (INT)
EOC: used in conversion mode 00 only . EOC goes from high to low at the end of the sampling and
remains low until the conversion is complete and data is ready.
INT: Interrupt to the host processor . The falling edge of INT indicates data is ready for output. INT
is cleared by the following CS, FS, or CSTART.
FS 2 2 I Frame sync input from DSP. The rising edge of FS indicates the start of a serial data frame being
transferred (coming into or being sent out of the device). If FS is low at the falling edge of CS, the
rising edge of FS initiates the operation cycle, resets the internal 4-bit counter, and enables SDI,
SDO, and SCLK. T ie this pin to DVDD if FS is not used to initiate the operation cycle.
REFM 16 20 I External low reference input. Connect REFM to AGND.
REFP 15 19 I External positive reference input. When an external reference is used, the range of maximum input
voltage is determined by the difference between the voltage applied to this terminal and to the
REFM terminal. Always install decoupling capacitors (10 µF in parallel with 0.1 µF) between REFP
and REFM.
SCLK 1 1 I Serial clock input from the host processor to clock in the input from SDI and clock out the output
via SDO. It can also be used as the conversion clock source when the external conversion clock
is selected (see Table 2). When CS is low, SCLK is enabled. When CS is high, SCLK is disabled
for the data transfer, but can still work as the conversion clock source.
SDI 3 3 I Serial data input. The first 4 MSBs, ID[15:12], are decoded as one 4-bit command. All trailing bits,
except for the CONFIGURE WRITE command, are filled with zeros. The CONFIGURE WRITE
command requires additional 12-bit data. The MSB of input data, ID[15], is latched at the first falling
edge of SCLK following FS falling edge, if FS starts the operation, or latched at the falling edge of
first SCLK following CS falling edge when CS initiates the operation.
The remaining input data (if any) is shifted in on the rising edge of SCLK and latched on the falling
edge of SCLK. The input via SDI is ignored after the 4-bit counter counts to 16 (clock edges) or a
low-to-high transition of CS, whichever happens first. Refer to the timing specification for the timing
requirements. Tie SDI to DVDD if using hardware default mode (refer to device initialization).
SDO 5 5 O The 3-state serial output for the A/D conversion result. All data bits are shifted out through SDO.
SDO is in the high-impedance state when CS is high. SDO is released after a CS falling edge. The
output format is MSB (OD[15]) first.
When FS initiates the operation, the MSB of output via SDO, OD[15], is valid before the first falling
edge of SCLK following the falling edge of FS.
When CS initiates the operation, the MSB, OD[15], is valid before the first falling edge of SCLK
following the CS falling edge.
The remaining data bits are shifted out on the rising edge of SCLK and are valid before the falling
edge of SCLK. Refer to the timing specification for the details.
In a select/conversion operation, the first 14 bits are the results from the previous conversion (data).
In READ FIFO operation, the data is from FIFO. In both cases, the last two bits are dont care.
In a WRITE operation, the output from SDO is ignored.
SDO goes into high-impedance state at the sixteenth falling edge of SCLK after the operation cycle
is initiated. SDO is in high-impedance state during conversions in modes 01, 10, and 11.
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
absolute maximum ratings over operating free-air temperature (unless otherwise noted)
Supply voltage, GND to AVDD, DVDD 0.3 V to 6.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Analog input voltage range 0.2 V to AVDD +0.2 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Analog input current 100 mA MAX. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Reference input voltage AVDD + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Digital input voltage range 0.3 V to DVDD + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating virtual junction temperature range, TJ 40°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air industrial temperature range, TA:I suffix 40°C to 85°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
C suffix 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg 65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Lead temperature 1,6 mm (1.16 inch) from case for 10 seconds 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only , and
functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may af fect device reliability.
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
6POST OFFICE BOX 655303 DALLAS, TEXAS 75265
general electrical characteristics over recommended operating free-air temperature range,
single-ended input, normal long sampling, 200 KSPS, A VDD = 5 V, external reference (VREFP = 4 V,
VREFM = 0 V) or internal reference, SCLK frequency = 25 MHz, fixed channel at CONV mode 00,
analog input signal source resistance = 25 (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYPMAX UNIT
Digital Input
VIH
High level control in
p
ut voltage
DVDD = 5 V 3.8
V
VIH High-level control input voltage DVDD = 3 V 2.1 V
V
IL
Low-level control input volta
g
eDVDD = 5 V 0.8
V
VIL
Low level
control
in ut
voltage
DVDD = 3 V 0.6 V
IIH High-level input current VI = DVDD 0.005 2.5 µA
IIL Low-level input current VI = DGND 2.5 0.005 µA
Input capacitance 20 25 pF
Digital output
VOH
Hi
g
h-level di
g
ital output,
IO=02mA
DVDD = 5 V 4.2
V
VOH
High level
digital
out ut
,
VOH at 30-pF load IO = 0.2 mA DVDD = 3 V 2.4 V
DVDD =5V
IO = 0.8 mA 0.4
VOL
Low-level di
g
ital output, DVDD = 5 V IO = 50 µA 0.1
V
VOL
Low level
digital
out ut
,
VOL at 30-pF load
DVDD =3V
IO = 0.8 mA 0.4 V
OL
DVDD = 3 V IO = 50 µA 0.1
IOZ
Off-state output current VO = DVDD
CS DV
0.02 1
µA
IOZ
Off state
out ut
current
(high-impedance state) VO = DGND CS = DVDD 10.02 µA
Power Supply
AVDD
Su
pp
ly voltage
4.5 5 5.5 V
DVDD Supply voltage 2.7 5 5.5 V
ICC
Power suppl
AVDD current-
AICC Conversion clock is internal OSC,
EXT reference AVDD =55Vto45V
2.8 3.6
mA
ICC
current DVDD current-
DICC
EXT. reference, AVDD = 5.5 V to 4.5 V,
CS = DGND 1.2 2 mA
ICC(SW)
Sft d l t
For all digital inputs DVDD or
DGND CS =DV
DD
SCLK ON 175 240
µA
ICC(SW) Software
power-down
power
supply
current DGND, CS = DVDD,
AVDD = 5.5 V SCLK OFF 20 µA
ICC(A t d )
Auto
p
ower
-
down
p
ower
su
pp
ly
For all digital inputs DVDD or
DGND AVDD =55V
SCLK ON 175 230
µA
ICC(Autodown)
Autopower
-
down
power
supply
current DGND, AVDD = 5.5 V,
External reference SCLK OFF 20 µA
Operating temperat re
C suffix 0 70
°C
Operating temperature I suffix 40 85 °C
All typical values are at TA = 25°C.
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
7
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
general electrical characteristics over recommended operating free-air temperature range,
single-ended input, normal long sampling, 200 KSPS, A VDD = 5 V, external reference (VREFP = 4 V,
VREFM = 0 V) or internal reference, SCLK frequency = 25 MHz, fixed channel at CONV mode 00,
analog input signal source resistance = 25 (unless otherwise noted) (continued)
PARAMETER TEST CONDITIONS MIN TYPMAX UNIT
Resolution 14 bits
Analog Input
V oltage range 0 Reference V
Leakage current 0.01 0.05 µA
Capacitance 30 pF
Reference
Internal reference voltage 3.85 4 4.07 V
Internal reference temperature
coefficient 100 ppm/°C
Internal reference source current 1.8 2.5 mA
Internal reference startup time 20 ms
VREFP External positive reference voltage 3 5 V
VREFM External negative reference voltage 0 AGND V
No conversion (AVDD = 5 V,
CS = DVDD, SCLK = DGND) 100 M
External reference input impedance Normal long sampling (AVDD = 5 V,
CS = DGND, SCLK = 25 MHz,
External conversion clock) 8.3 12.5 k
External reference current
No conversion (VREFP = AVDD = 5 V,
VREFM = AGND, External reference,
CS = DVDD)1.5 µA
External reference current Normal long sampling (AVDD = 5 V,
CS = DGND, SCLK = 25 MHz external
conversion clock at VREF = 5 V) 0.4 0.6 mA
Throughput Rate
fInternal oscillation frequency DVDD = 2.7 V to 5.5 V 6.5 MHz
Internal OSC, 6.5 MHz minute 2.785
t(conv) Conversion time Conversion clock is external source,
SCLK = 25 MHz (see Note 1) 2.895 µs
Acquisition time Normal short sampling 1.2 µs
Throughput rate (see Note 2) Normal long sampling, fixed channel in mode
00 or 01 200 KSPS
DC AccuracyNormal Long Sampling
ELIntegral linearity error See Note 3 1±0.5 1 LSB
EDDifferential linearity error 1±0.5 1 LSB
EOZero offset error See Note 4 3±0.6 3 LSB
E(g+) Gain error See Note 4 0 5 12 LSB
All typical values are at TA = 25°C.
NOTES: 1. Conversion time t(conv) = (18x4 / SCLK) + 15 ns.
2. This is for a fixed channel in conversion mode 00 or 01. When switching the channels, additional multiplexer setting time is required
to overcome the memory effect of the charge redistribution DAC (refer to Figure 8).
3. Linear error is the maximum deviation from the best fit straight line through the A/D transfer characteristics.
4. Zero offset error is the difference between 0000000000000 and the converted output for zero input voltage; gain error is the
difference between 1 1111111111111 and the converted output for full-scale input voltage. The full-scale input voltage is equal to the
reference voltage being used.
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
8POST OFFICE BOX 655303 DALLAS, TEXAS 75265
general electrical characteristics over recommended operating free-air temperature range,
single-ended input, normal long sampling, 200 KSPS, A VDD = 5 V, external reference (VREFP = 4V,
VREFM = 0 V) or internal reference, SCLK frequency = 25 MHz, fixed channel at CONV mode 00,
analog input signal source resistance = 25 (unless otherwise noted) (continued)
PARAMETER TEST CONDITIONS MIN TYPMAX UNIT
DC AccuracyNormal Short Sampling
ELIntegral linearity error See Note 3 ±0.8 LSB
EDDifferential linearity error ±0.6 LSB
EOZero offset error See Note 4 3±0.6 3 LSB
E(g+) Gain error See Note 4 0 5 12 LSB
AC AccuracyNormal Long Sampling
SINAD
Signal to noise ratio + distortion
fi = 20 kHz 78.6 80.8
dB
SINAD Signal-to-noise ratio + distortion fi = 100 kHz 77.6 dB
THD
Total harmonic distortion
fi = 20 kHz 95 90
dB
THD Total harmonic distortion fi = 100 kHz 88 dB
SFDR
S
p
urious free dynamic range
fi = 20 kHz 90 97
dB
SFDR Spurious free dynamic range fi = 100 kHz 89 dB
ENOB
Effective number of bits
fi = 20 kHz 12.8 13.1
Bits
ENOB Effective number of bits fi = 100 kHz 12.6 Bits
SNR
Signal to noise ratio
fi = 20 kHz 79 81
dB
SNR Signal-to-noise ratio fi = 100 kHz 78 dB
Channel-to-channel isolation (see
Notes 2 and 5) Fixed channel in conversion mode 00, fi = 35 kHz 100 dB
Analog in
p
ut bandwidth
Full power bandwidth, 1 dB 2
MHz
Analog input bandwidth Full power bandwidth, 3 dB 2.5 MHz
AC AccuracyNormal Short Sampling
SINAD
Signal to noise ratio + distortion
fi = 20 kHz 78.9
dB
SINAD Signal-to-noise ratio + distortion fi = 100 kHz 77.6 dB
THD
Total harmonic distortion
fi = 20 kHz 95
dB
THD Total harmonic distortion fi = 100 kHz 88 dB
SNR
Signal to noise ratio
fi = 20 kHz 79
dB
SNR Signal-to-noise ratio fi = 100 kHz 78 dB
ENOB
Effective number of bits
fi = 20 kHz 12.8
Bits
ENOB Effective number of bits fi = 100 kHz 12.6 Bits
SFDR
S
p
urious free dynamic range
fi = 20 kHz 97
dB
SFDR Spurious free dynamic range fi = 100 kHz 89 dB
Channel-to-channel isolation (see
Notes 2 and 5) Fixed channel in conversion mode 00, fi = 35 kHz 100 dB
Analog in
p
ut bandwidth
Full power bandwidth, 1 dB 2
MHz
Analog input bandwidth Full power bandwidth, 3 dB 2.5 MHz
All typical values are at TA = 25°C.
NOTES: 2. This is for a fixed channel in conversion mode 00 or 01. When switching the channels, additional multiplexer setting time is required
to overcome the memory effect of the charge redistribution DAC (refer to Figure 8).
3. Linear error is the maximum deviation from the best fit straight line through the A/D transfer characteristics.
4. Zero offset error is the difference between 0000000000000 and the converted output for zero input voltage; gain error is the
difference between 1 1111111111111 and the converted output for full-scale input voltage. The full-scale input voltage is equal to the
reference voltage being used.
5. It is measured by applying a full-scale of 35 kHz signal to other channels and determining how much the signal is attenuated in the
channel of interest. The converter samples this examined channel continuously . The channel-to-channel isolation is degraded if the
converter samples different channels alternately (refer to Figure 8).
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
9
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, AVDD = 5 V, DVDD
= 5 V, VREFP = 5 V, VREFM = 0 V, SCLK frequency = 25 MHz (unless otherwise noted)
SCLK, SDI, SDO, EOC and INT
PARAMETERS MIN TYP MAX UNIT
t(1)
Cycle time of SCLK at 25
p
F load
DVDD = 2.7 V 100
ns
tc(1) Cycle time of SCLK at 25-pF load DVDD = 5 V 40ns
tw(1) Pulse width, SCLK high time at 25-pF load 40% 60% tc(1)
t
Rise time for INT EOC at 10 pF load
DVDD = 5 V 6
ns
tr(1) Rise time for INT, EOC at 10-pF load DVDD = 2.7 V 10 ns
t
Fall time for INT EOC at 10 pF load
DVDD = 5 V 6
ns
tf(1) Fall time for INT, EOC at 10-pF load DVDD = 2.7 V 10 ns
tsu(1) Setup time, new SDI valid (reaches 90% final level) before falling edge of SCLK, at 25-pF
load 6ns
th(1) Hold time, old SDI hold (reaches 10% of old data level) after falling edge of SCLK, at
25-pF load 0ns
t
Dela
y
time
,
new SDO valid
(
reaches 90% of final level
)
after SCLK risin
g
DVDD= 5 V 0 10
ns
td(1)
Delay
time
,
new
SDO
valid
(reaches
90%
of
final
level)
after
SCLK
rising
edge, at 10-pF load DVDD = 2.7 V 0 23ns
th(2) Hold time, old SDO hold (reaches 10% of old data level) after SCLK rising edge, at 10-pF
load 0ns
td(2) Delay time, delay from sixteenth SCLK falling edge to EOC falling edge, normal sampling,
at 10-pF load 0 6 ns
td(3) Delay time, delay from the sixteenth falling edge of SCLK to INT falling edge, at 10-pF
load [see the () double dagger note and Note 6] t(conv) t(conv) + 6 µs
The minimum pulse width of SCLK high is 12.5 ns. The minimum pulse width of SCLK low is 12.5 ns.
Specified by design
NOTE 6: For normal short sampling, td(3) is the delay from 16th falling edge of SCLK to INT falling edge.
For normal long sampling, td(3) is the delay from 48th falling edge of SCLK to the falling edge of INT.
Conversion time, t(conv) is equal to 18 × OSC + 15 ns when using internal OSC as conversion clock, or 72 × tc(1) + 15 ns when external
SCLK is conversion clock source.
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
10 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
90%
10%
ID15
OD1 OD0
ID1
Hi-Z
50%
116
OD15
Dont Care ID0
OR
VIH
VIL
tw(1)
tc(1)
tsu(1) th(1)
th(2)
td(1)
td(2) tr(1)
tf(1) td(3)
Hi-Z
Dont Care
tf(1) tr(1)
CS
SCLK
SDI
SDO
EOC
INT
See Note A
See Note B
NOTES: A. For normal long sampling, td(2) is the delay time of EOC low after the falling edge of 48th SCLK.
B. For normal long sampling, td(3) is the delay time of INT low after the falling edge of 48th SCLK.
The dotted line means signal may or may not exist, depending on application. It must be ignored.
Normal sampling mode, CS initiates the conversion, FS must be tied to high. When CS is high, SDO is in Hi-Z; all inputs (FS, SCLK,
SDI) are inactive and are ignored.
Figure 1. Critical Timing for SCLK, SDI, SDO, EOC and INT
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
11
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, AVDD = 5 V,
DVDD = 5 V, VREFP = 5 V, VREFM = 0 V, SCLK frequency = 25 MHz (unless otherwise noted) (continued)
CS trigger
PARAMETERS MIN TYP MAX UNIT
tsu(2) Setup time, CS falling edge before SCLK rising edge, at 25-pF load 12 ns
td(4) Delay time, delay time from 16th SCLK falling edge to CS rising edge, at 25-pF load 5 ns
tw(2) Pulse width, CS high time at 25-pF load 1 tc(1)
t
Dela
y
time
,
dela
y
from CS fallin
g
ed
g
e to MSB of SDO valid
(
reaches 90% DVDD = 5 V 0 12
ns
td(5)
Delay
time
,
delay
from
CS
falling
edge
to
MSB
of
SDO
valid
(reaches
90%
final level), at 10-pF load DVDD = 2.7 V 0 30ns
td(6) Delay time, delay from CS rising edge to SDO 3-state, at 10-pF load 0 6 ns
td(7)
Delay time delay from CS falling edge to INT rising edge at 10
p
F load
DVDD = 5 V 0 6
ns
td(7) Delay time, delay from CS falling edge to INT rising edge, at 10-pF load DVDD = 2.7 V 0 16ns
Specified by design
For normal short sampling, td(4) is the delay time from 16th SCLK falling edge to CS rising edge.
For normal long sampling, td(4) is the delay time from 48th SCLK falling edge to CS rising edge.
Hi-Z
ID15
OD1 OD0
ID1
116
OD15
Dont Care ID0
OR
tsu(2) td(4) tw(2)
td(7)
td(5)
Hi-Z Hi-Z
Dont Care
VIH
VIL
CS
SCLK
SDI
SDO
EOC
INT
td(6)
Dont Care
OD7OD15
NOTE A: The dotted line means signal may or may not exist, depending on application. It must be ignored.
Normal sampling mode, CS initiates the conversion, FS must be tied to high. When CS is high, SDO is in Hi-Z, all inputs (FS, SCLK,
SDI) are inactive and are ignored. Parts with date code earlier than 13XXXXX have these discrepancies:
(Date code is a 7 digit code next to the TI where the first digit indicates the year and the second digit is the month of production. 13,
in this case, is 2001 and the month of March.)
FS is not ignored even if the device is in microcontroller mode (CS triggered).
FS must be tied to DVDD.
Figure 2. Critical Timing for CS Trigger
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
12 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, AVDD = 5 V,
DVDD = 5 V, VREFP = 5 V, VREFM = 0 V, SCLK frequency = 25 MHz (unless otherwise noted) (continued)
FS trigger
PARAMETERS MIN TYP MAX UNIT
td(8) Delay time, delay from CS falling edge to FS rising edge, at 25-pF load 0.5 tc(1)
tsu(3) Setup time, FS rising edge before SCLK falling edge, at 25-pF load 0.25×tc(1) 0.5×tc(1)+5 ns
tw(3) Pulse width, FS high at 25-pF load 0.75×tc(1) tc(1) 1.25×tc(1) ns
t
Dela
y
time
,
dela
y
from FS risin
g
ed
g
e to MSB of SDO valid DVDD = 5 V 26
ns
td(9)
Delay
time
,
delay
from
FS
rising
edge
to
MSB
of
SDO
valid
(reaches 90% final level) at 10-pF load DVDD = 2.7 V 30ns
td(10) Delay time, delay from FS rising edge to next FS rising edge at 25-pF load Required
sampling time +
conversion time µs
t
Dela
y
time
,
dela
y
from FS risin
g
ed
g
e to INT risin
g
ed
g
e at DVDD = 5 V 0 6
ns
td(11)
Delay
time
,
delay
from
FS
rising
edge
to
INT
rising
edge
at
10-pF load DVDD = 2.7 V 16ns
Specified by design
ID15
OD1 OD0
ID1
Hi-Z
116
OD15
ID0Dont Care ID15
OD15
OR
td(10)
tw(3)
td(8)
tsu(3)
td(9)
td(11)
Dont Care Dont Care
Dont Care
Hi-Z
VIH
VIL
VOH
VOH
CS
FS
SCLK
SDI
SDO
EOC
INT
NOTE A: The dotted line means signal may or may not exist, depending on application. It must be ignored.
Normal sampling mode, FS initiates the conversion, CS can be tied to low . When CS is high, SDO is in Hi-Z, all inputs (FS, SCLK, SDI)
are inactive and are ignored.
Parts with date code earlier than 13XXXXX have these discrepancies:
(Date code is a 7 digit code next to the TI where the first digit indicates the year and the second digit is the month of production. 13,
in this case, is 2001 and the month of March.)
SDO MSB (OD[15]) comes out from the falling edge of CS instead of FS rising edge in DSP mode (FS triggered).
Figure 3. Critical Timing for FS Trigger
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
13
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, AVDD = 5 V,
DVDD = 5 V, VREFP = 5 V, VREFM = 0 V, SCLK frequency = 25 MHz (unless otherwise noted) (continued)
CSTART trigger
PARAMETERS MIN TYP MAX UNIT
td(12) Delay time, delay from CSTART rising edge to EOC falling
edge, at 10-pF load 0 15 21 ns
tw(4) Pulse width CSTART low time: tW(L)(CSTART), at 25-pF load t(sample ref)+0.4 Note 7 µs
td(13) Delay time, delay from CSTART rising edge to CSTART falling
edge, at 25-pF load t(conv) +15 Notes 7 and 8 ns
td(14) Delay time, delay from CSTART rising edge to INT falling edge,
at 10-pF load t(conv) +15 Notes 7 and 8 t(conv)+21 ns
td(15) Delay time, delay from CSTART falling edge to INT rising edge,
at 10-pF load 0 6 µs
NOTES: 7. The pulse width of CSTART must be not less than the required sampling time. The delay from CSTART rising edge to following
CSTART falling edge must not be less than the required conversion time. The delay from CST ART rising edge to the INT falling edge
is equal to the conversion time.
8. The maximum rate of SCLK is 25 MHz for normal long sampling and 10 MHz for normal short sampling.
t(conv)
OR
tw(4) td(13)
td(12)
td(14)
td(15)
CSTART
EOC
INT
Extended Sampling
Figure 4. Critical Timing for Extended Sampling (CSTART Trigger)
detailed description
converter
The converters are a successive-approximation ADC utilizing a charge redistribution DAC. Figure 5 shows a
simplified block diagram of the ADC. The sampling capacitor acquires the signal on Ain during the sampling
period. When the conversion process starts, the control logic directs the charge redistribution DAC to add and
subtract fixed amounts of charge from the sampling capacitor to bring the comparator into a balanced condition.
When balanced, the conversion is complete and the ADC output code is generated.
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
14 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
detailed description (continued)
Charge
Redistribution
DAC
Control
Logic
_
+
REFM
Ain ADC Code
Figure 5. Simplified Block Diagram of the Successive-Approximation System
analog input range and internal test voltages
TLC3548 has eight analog inputs (TLC3544 has four) and three test voltages. The inputs are selected by the
analog multiplexer according to the command entered (see Table 1). The input multiplexer is a break-
before-make type to reduce input-to-input noise injection resulting from channel switching.
The TLC3544 and TLC3548 are specified for a unipolar input range of 0-V to 4-V when the internal reference
is selected, and 0-V to 5-V when an external 5-V reference is used.
analog input mode
Two input signal modes can be selected: single-ended input and pseudodifferential input.
_
+
Charge
Redistribution
DAC
Control
Logic
Ain(+)
REFM
ADC Code
S1
Ain()
When sampling, S1 is closed and S2 connects to Ain().
During conversion, S1 is open and S2 connects to REFM.
Figure 6. Simplified Pseudodifferential Input Circuit
Pseudodifferential input refers to the negative input, Ain(); its voltage is limited in magnitude to ±0.2 V . The input
frequency limit of Ain() is the same as the positive input Ain(+). This mode is normally used for ground noise
rejection or dc bias offset.
When pseudodifferential mode is selected, only two analog input channel pairs are available for the TLC3544
and four channel pairs for the TLC3548, because half the inputs are used as the negative input (see Figure 7).
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
15
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
analog input mode (continued)
Analog
MUX SAR
ADC
X8
A0
A1
A2
A3
A4
A5
A6
A7
X4
A0
A1
A2
A3
X
X
X
X
X8
A0(+) Pair A
A1()
A2(+) Pair B
A3()
A4(+) Pair C
A5()
A6(+) Pair D
A7()
X4
A0(+) Pair A
A1()
A2(+) Pair B
A3() Analog
MUX SAR
ADC
Single Ended Pseudodifferential
TLC3548
TLC3544
Figure 7. Pin Assignment of Single-Ended Input vs Pseudodifferential Input
reference voltage
There is a built-in 4-V reference. If the internal reference is used, REFP is internally set to 4-V and REFM is set
to 0-V . The external reference can be applied to the reference-input pins (REFP and REFM) if programmed (see
T able 2). The REFM pin should connect to analog ground. REFP can be 3-V to 5-V . Install decoupling capacitors
(10 µF in parallel with 0.1 µF) between REFP and REFM. Install compensation capacitors (10 µF in parallel with
0.1 µF for internal reference, 0.1 µF only for external reference) between BGAP and AGND.
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
16 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
detailed description (continued)
ideal conversion characteristics
00000000000000
00000000000001
00000000000010
01111111111111
10000000000000
10000000000001
11111111111111
11111111111110
11111111111101
16381
16383
16382
8192
8193
8191
0
1
2
01111111111111
01111111111110
01111111111101
00000000000001
00000000000000
11111111111111
10000000000010
10000000000001
10000000000000
Binary
USB
2s Complement
BTC
1.999878 V 2.000122 V
3.999512 V
Unipolar Analog Input Voltage
Step
Digital Output Code
VREFM = VZS = 0 V
122 µV
488 µV
244 µV
VFS 1 LSB = 3.999756 V
1 LSB = 244 µV
VMS = (VFS + VZS)/2 = 2 V
VREFP = VFS = 4 V
data format
INPUT DATA FORMAT (BINARY) OUTPUT DATA FORMAT READ CONVERSION/FIFO
MSB LSB MSB LSB
ID[15:12] ID[11:0] OD[15:2] OD[1:0]
Command Configuration data field or filled with zeros Conversion result Dont Care
14-BIT
Unipolar Straight Binary Output: (USB)
Zero-scale code = VZS = 0000h, Vcode = VREFM
Mid-scale code = VMS = 2000h, Vcode = VREFP/2
Full-scale code = VFS = 3FFFh, Vcode = VREFT 1 LSB
UnIpolar Input, Binary 2s Complement Output: (BTC)
Zero-scale code = VZS = 2000 h, Vcode = VREFM
Mid-scale code = VMS = 0000h, Vcode = (VREFP VREFM)/2
Full-scale code = VFS = 1FFFh, Vcode = VREFP 1 LSB
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
17
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
detailed description (continued)
operation description
The converter samples the selected analog input signal, then converts the sample into digital output, according
to the selected output format. The converter has four digital input pins (SDI, SCLK, CS, and FS) and one digital
output pin (SDO) to communicate with the host device. SDI is a serial data input pin, SDO is a serial data output
pin, and SCLK is a serial clock from the host device. This clock is used to clock the serial data transfer. It can
also be used as the conversion clock source (see Table 2). CS and FS are used to start the operation. The
converter has a CSTART pin for an external hardware sampling and conversion trigger, and an INT/EOC pin
for interrupt purposes.
device initialization
After power on, the status of EOC/INT is initially high, and the input data register is set to all zeros. The device
must be initialized before starting the conversion. The initialization procedure depends on the working mode.
The first conversion result is ignored after power on.
Hardware Default Mode: Nonprogrammed Mode, Default. After power on, two consecutive active cycles
initiated by CS or FS put the device into hardware default mode if SDI is tied to DVDD. Each of these cycles must
last 16 SCLKs at least. These cycles initialize the converter and load the CFR register with 800h (external
reference, unipolar straight binary output code, normal long sampling, internal OSC, single-ended input,
one-shot conversion mode, and EOC/INT pin as INT). No additional software configuration is required.
Software Programmed Mode: Programmed. When the converter has to be configured, the host must write
A000h into the converter first after power on, then perform the WRITE CFR operation to configure the device.
start of operation cycle
Each operation consists of several actions that the converter takes according to the command from the host.
The operation cycle includes three periods: command period, sampling period, and conversion period. In the
command period, the device decodes the command from the host. In the sampling period, the device samples
the selected analog signal according to the command. In the conversion period, the sample of the analog signal
is converted to digital format. The operation cycle starts from the command period, which is followed by one
or several sampling and conversion periods (depending on the setting) and finishes at the end of the last
conversion period.
The operation cycle is initiated by the falling edge of CS or the rising edge of FS.
CS Initiates The Operation: If FS is high at the falling edge of CS, the falling edge of CS initiates the operation.
When CS is high, SDO is in the high-impedance state, the signals on SDI, and SDO are ignored, and SCLK is
disabled to clock the serial data. The falling edge of CS resets the internal 4-bit counter and enables SDO, SDI,
and SCLK. The MSB of the input data via SDI, ID[15], is latched at the first falling edge of SCLK following the
falling edge of CS. The MSB of output data from SDO, OD[15], is valid before this SCLK falling edge. This mode
works as an SPI interface when CS is used as the slave select (SS). It also can be used as a normal DSP
interface if CS connects to the frame sync output of the host DSP. FS must be tied high in this mode.
FS Initiates The Operation: If FS is low at the falling edge of CS, the rising edge of FS initiates the operation,
resets the internal 4-bit counter , and enables SDI, SDO, and SCLK. The ID[15] is latched at the first falling edge
of SCLK following the falling edge of FS. OD[15] is valid before this falling edge of SCLK. This mode is used
to interface the converter with a serial port of the host DSP. The FS of the device is connected to the frame sync
of the host DSP. When several devices are connected to one DSP serial port, CS is used as chip select to allow
the host DSP to access each device individually. If only one converter is used, CS can be tied low.
After the initiation, the remaining SDI data bits (if any) are shifted in and the remaining bits of SDO (if any) are
shifted out at the rising edge of SCLK. The input data are latched at the falling edge of SCLK, and the output
data are valid before this falling edge of SCLK. After the 4-bit counter reaches 16, the SDO goes to a
high-impedance state. The output data from SDO is the previous conversion result in one shot conversion
mode, or the contents in the top of the FIFO when the FIFO is used (refer to Figure 21).
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
18 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
detailed description (continued)
command period
After the rising edge of FS (FS triggers the operation) or the falling edge of CS (CS triggers the operation), SDI,
SDO, and SCLK are enabled. The first four SCLK clocks form the command period. The four MSBs of input data,
ID[15:12], are shifted in and decoded. These bits represent one of the 4-bit commands from the host, which
defines the required operation (see Table 1, Command Set). The four MSBs of output, OD[15:12], are also
shifted out via SDO during this period.
The commands are SELECT/CONVERSION, WRITE CFR, FIFO READ, SW POWER DOWN, and
HARDWARE DEFAULT mode. The SELECT/CONVERSION command includes SELECT ANALOG INPUT
and SELECT TEST commands. All cause a select/conversion operation. They select the analog signal being
converted, and start the sampling/conversion process after the selection. WRITE CFR causes the configuration
operation, which writes the device configuration information into the CFR register. FIFO READ reads the
contents in the FIFO. SW POWER DOWN puts the device into software power-down mode to save power.
Hardware default mode sets the device into the hardware default mode.
After the command period, the remaining 12 bits of SDI are written into the CFR register to configure the device
if the command is WRITE CFR. Otherwise, these bits are ignored. The configuration is retained in the
autopower-down and software power-down state. If SCLK stops (while CS remains low) after the first eight bits
are entered, the next eight bits can be entered after SCLK resumes. The data on SDI are ignored after the 4-bit
counter counts to 16 (falling edge of SCLK) or the low-to-high transition of CS, whichever happens first.
The remaining 12 bits of output data are shifted out from SDO if the command is SELECT/CONVERSION or
FIFO READ. Otherwise, the data on SDO are ignored. In any case, SDO goes into a high-impedance state after
the 4-bit counter counts to 16 (falling edge of SCLK) or the low-to-high transition of CS, whichever happens first.
Table 1. Command Set (CMR)
SDI Bit D[15:12]
TLC3548 COMMAND
TLC3544 COMMAND
BINARY HEX TLC3548 COMMAND TLC3544 COMMAND
0000b 0h SELECT analog input channel 0 SELECT analog input channel 0
0001b 1h SELECT analog input channel 1 SELECT analog input channel 1
0010b 2h SELECT analog input channel 2 SELECT analog input channel 2
0011b 3h SELECT analog input channel 3 SELECT analog input channel 3
0100b 4h SELECT analog input channel 4 SELECT analog input channel 0
0101b 5h SELECT analog input channel 5 SELECT analog input channel 1
0110b 6h SELECT analog input channel 6 SELECT analog input channel 2
0111b 7h SELECT analog input channel 7 SELECT analog input channel 3
1000b 8h SW POWER DOWN
1001b 9h Reserved (test)
1010b Ah WRITE CFR, the last 12 bits of SDI are written into CFR. This command resets FIFO.
1011b Bh SELECT TEST, voltage = (REFP+REFM)/2 (see Notes 9 and 10)
1100b Ch SELECT TEST, voltage = REFM (see Note 11)
1101b Dh SELECT TEST, voltage = REFP (see Note 12)
1110b Eh FIFO READ, FIFO contents is shown on SDO; OD[15:2] = result, OD[1:0] = xx
1111b Fh Hardware default mode, CFR is loaded with 800h
NOTES: 9. REFP is external reference if external reference is selected, or internal reference if internal reference
is programmed.
10. The output code = mid-scale code + zero offset error + gain error.
11. The output code = zero scale code + zero offset error.
12. The output code = full-scale code + gain error.
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
19
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
detailed description (continued)
Table 2. Configuration Register (CFR) Bit Definition
SDI BIT DEFINITION
D11 Reference select:
0: Internal (4 V) 1: External
D10 Conversion output code format select:
0: USB (unipolar straight binary) 1: Binary 2s complement
D9 Sample period select for normal sampling
0: Long sampling (4X) 44 SCLKs Dont care in extended sampling.
1: Short sampling (1X) 12 SCLKs
D8 Conversion clock source select:
0: Conversion clock = Internal OSC 1: Conversion clock = SCLK/4
D7 Input mode select:
0: Single-ended 1: Pseudodifferential. Pin configuration shown below.
Pin Configuration of TLC3548 Pin Configuration of TLC3544
Pin No. Single-ended Pseudodifferential polarity Pin No. Single-ended Pseudodif ferential polarity
9
10 A0
A1 PLUS
MINUS Pair A 9
10 A0
A1 PLUS
MINUS Pair A
11
12 A2
A3 PLUS
MINUS Pair B 11
12 A2
A3 PLUS
MINUS Pair B
13
14 A4
A5 PLUS
MINUS Pair C
15
16 A6
A7 PLUS
MINUS Pair D
D[6:5] Conversion mode select:
00: One shot mode
01: Repeat mode
10: Sweep mode
11: Repeat sweep mode
D[4:3] Sweep auto sequence select (Note: These bits only take effect in conversion mode 10 and 11.)
[]
TLC3548 TLC3544
Single ended(by ch) Pseudodif ferential (by pair) Single ended (by ch) Pseudodif ferential (by pair)
00: 01234567
01: 02460246
10: 00224466
1 1: 02020202
00: N/A
01: ABCDABCD
10: AABBCCDD
11: ABABABAB
00: 01230123
01: 02020202
10: 00112233
1 1: 00002222
00: N/A
01: ABABABAB
10: N/A
11: AAAABBBB
D2 EOC/INT pin function select:
0: Pin used as INT 1: Pin used as EOC ( for mode 00 only)
D[1:0] FIFO trigger level (sweep sequence length). Dont care in one shot mode.
00: Full (INT generated after FIFO level 7 filled)
01: 3/4 (INT generated after FIFO level 5 filled)
10: 1/2 (INT generated after FIFO level 3 filled)
11: 1/4 (INT generated after FIFO level 1 filled)
sampling period
The sampling period follows the command period. The selected signal is sampled during this time. The device
has three different sampling modes: normal short mode, normal long mode, and extended mode.
Normal Short Sampling Mode: Sampling time is controlled by SCLK. It takes 12 SCLK periods. At the end of
sampling, the converter automatically starts the conversion period. After configuration, normal sampling, except
FIFO READ and WRITE CFR commands, starts automatically after the fourth falling edge of SCLK that follows
the falling edge of CS if CS triggers the operation, or follows the rising edge of FS if FS initiates the operation.
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
20 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
sampling period (continued)
Normal Long Sampling Mode: This mode is the same as normal short sampling, except that it lasts 44 SCLK
periods.
Extended Sampling Mode: The external trigger signal, CSTAR T, triggers sampling and conversion. SCLK is
not used for sampling. SCLK is also not needed for conversion if the internal conversion clock is selected. The
falling edge of CSTART begins the sampling of the selected analog input. The sampling continues while
CSTART is low. The rising edge of CSTART ends the sampling and starts the conversion (with about 15 ns
internal delay). The occurrence of CSTAR T is independent of the SCLK clock, CS, and FS. However, the first
CSTART cannot occur before the rising edge of the 11th SCLK. In other words, the falling edge of the first
CSTART can happen at or after the rising edge of the 11th SCLK, but not before. The device enters the extended
sampling mode at the falling edge of CSTART and exits this mode once CSTART goes to high followed by two
consecutive falling edges of CS or two consecutive rising edges of FS (such as one read data operation followed
by a write CFR). The first CS or FS does not cause conversion. Extended mode is used when a fast SCLK is
not suitable for sampling, or when an extended sampling period is needed to accommodate different input signal
source impedance.
conversion period
The conversion period is the third portion of the operation cycle. It begins after the falling edge of the 16th SCLK
for normal short sampling mode, or after the falling edge of the 48th SCLK for normal long sampling, or on the
rising edge of CSTART (with 15 ns internal delay) for extended sampling mode.
The conversion takes 18 conversion clocks plus 15 ns. The conversion clock source can be an internal oscillator,
OSC, or an external clock, SCLK. The conversion clock is equal to the internal OSC if the internal clock is used,
or equal to SCLK/4 when the external clock is programmed. To avoid premature termination of the conversion,
enough time for the conversion must be allowed between consecutive triggers. EOC goes low at the beginning
of the conversion period and goes high at the end of the conversion period. INT goes low at the end of this period.
conversion mode
Four different conversion modes (mode 00, 01, 10, 11) are available. The operation of each mode is slightly
different, depending on how the converter samples and what host interface is used. Do not mix dif ferent types
of triggers throughout the repeat or sweep operations.
One Shot Mode (Mode 00): Each operation cycle performs one sampling and one conversion for the selected
channel. The FIFO is not used. When EOC is selected, it is generated while the conversion period is in progress.
Otherwise, INT is generated after the conversion is done. The result is output through the SDO pin during the
next select/conversion operation.
Repeat Mode (Mode 01): Each operation cycle performs multiple samplings and conversions for a fixed
channel selected according to the 4-bit command. The results are stored in the FIFO. The number of samples
to be taken is equal to the FIFO threshold programmed via D[1:0] in the CFR register. Once the threshold is
reached, INT is generated, and the operation ends. If the FIFO is not read after the conversions, the data are
replaced in the next operation. The operation of this mode starts with the WRITE CFR command to set
conversion mode 01, then the SELECT/CONVERSION command, followed by a number of samplings and
conversions of the fixed channel (triggered by CS, FS, or CSTART) until the FIFO threshold is hit. If CS or FS
triggers the sampling, the data on SDI must be any one of the SELECT CHANNEL commands. This data is a
dummy code for setting the converter in the conversion state. It does not change the existing channel selection
set at the start of the operation until the FIFO is full. After the operation finishes, the host can read the FIFO,
then reselect the channel and start the next REPEA T operation again; or immediately reselect the channel and
start the next REPEAT operation (by issuing CS, FS, or CSTAR), or reconfigure the converter and then start
a new operation according to the new setting. If CSTAR T triggers the sampling, the host can also immediately
start the next REPEAT (on the current channel) after the FIFO is full. Besides, if FS initiates the operation and
CSTART triggers the sampling and conversions, CS must not toggle during the conversion. This mode allows
the host to set up the converter, continue monitoring a fixed input, and to get a set of samples as needed.
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
21
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
conversion mode (continued)
Sweep Mode (Mode 10): During each operation, all of the channels listed in the sweep sequence (D[4:3] of
the CFR register) are sampled and converted at one time according to the programmed sequence. The results
are stored in the FIFO. When the FIFO threshold is reached, an interrupt (INT) is generated, and the operation
ends. If the FIFO threshold is reached before all of the listed channels are visited, the remaining channels are
ignored. This allows the host to change the sweep sequence length. The mode 10 operation starts with the
WRITE CFR command to set the sweep sequence. The following triggers (CS, FS, or CSTART, depending on
the interface) start the samplings and conversions of the listed channels in sequence until the FIFO threshold
is hit. If CS or FS starts the sampling, the SDI data must be any one of the SELECT commands to set the
converter in the conversion state. However, this command is a dummy code. It does not change the existing
conversion sequence. After the FIFO is full, the converter waits for the FIFO READ. It does nothing before the
FIFO READ or the WRITE CFR command is issued. The host must read the FIFO completely or write the CFR.
If CST ART triggers the samplings, the host must issue an extra SELECT/CONVERSION command (select any
channel) via CS or FS after the FIFO READ or WRITE CFR. This extra period is named the arm period and is
used to set the converter into the conversion state, but does not affect the existing conversion sequence.
Besides, if FS initiates the operation and CSTART triggers the sampling and conversions, CS must not toggle
during the conversion.
Repeat Sweep Mode (Mode 11): This mode works in the same way as mode 10, except that it is not necessary
to read the FIFO before the next operation after the FIFO threshold is hit. The next SWEEP can repeat
immediately, but the contents in the FIFO are replaced by the new results. The host can read the FIFO
completely , then issue the next SWEEP or repeat the SWEEP immediately (with the existing sweep sequence)
by issuing sampling/conversion triggers (CS, FS or CSTART) or change the device setting with the WRITE CFR.
The memory effect of charge redistribution DAC exists when the mux switches from one channel to another.
This degrades the channel-to-channel isolation if the channel changes after each conversion. For example, in
mode 10 and 1 1, the isolation is about 70 dB for the sweep sequence 0-1-2-3-4 (refer to Figure 8). The memory
effect can be reduced by increasing the sampling time or using the sweep sequence 0-0-2-2-4-4-6-6 and
ignoring the first sample of each channel. Figure 8 shows the typical isolation vs throughput rate when applying
a sine signal (35 kHz, 3.5 Vp-p) on CH0 and dc on CH1 converting both channels alternately and measuring the
attenuation of the sine wave in CH1.
Throughput KSPS
60
70
80
90
100
0 50 100 150 200
CHANNEL-TO-CHANNEL ISOLATION
vs
THROUGHPUT
Channel-to-Channel Isoltaion dB
Figure 8
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
22 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
operation cycle timing
4 SCLKs
4-bit Command 12-bit CFR Data (Optional)
12 SCLKs for Short
44 SCLKs for Long
4 SCLKs 12 SCLKs for Short
44 SCLKs for LongtCSL to FSL
SDI
2-bit Dont Care14-bit Data (Previous Conversion)
SDO
SDI
SDO
15 ns
15 nS
Active FS
t(setup)t(sample) t(convert) t(overhead)
t(delay)t(setup)t(sample) t(convert) t(overhead)
CSTAR (For Extended Sampling) occurs at
or after the rising edge of eleventh SCLK
CSTAR (For Extended Sampling) occurs at
or after the rising edge of eleventh SCLK
CS Initiates
Operation
FS Initiates
Operation
18 OSC for Internal OSC
72 SCLK for External Clock
18 OSC for Internal OSC
72 SCLK for External Clock
4-bit Command 12-bit CFR Data (Optional)
2-bit Dont Care
Active CS (FS Is T ied to High)
Active CS (CS Can Be Tied to Low)
Non JEDEC terms used.
14-bit Data (Previous Conversion)
After the operation is finished, the host has several choices. Table 3 summarizes operation options.
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
23
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
operation cycle timing (continued)
Table 3. Operation Options
MODE
CONVERSION IS INITIATED BY
MODE CS FS CSTART
00 1. Issue new Select/Read operation to
read data and start new conversion.
2. Reconfigure the device.
1. Issue new Select/Read operation to
read data and start new conversion.
2. Reconfigure the device.
1. Issue new CSTART to start next
conversion; old data lost.
2. Issue new Select/Read operation to
read dataIssue new CSTART to
start new conversion.
3. Reconfigure the device.
01 1. Read FIFOSelect ChannelStart
new conversion. Channel must be
selected after FIFO READ.
2. Select ChannelStart new
conversion (old data lost)
3. Configure device again.
1. Read FIFOSelect ChannelStart
new conversion. Channel must be
selected after FIFO READ.
2. Select ChannelStart new
conversion (old data lost)
3. Configure device again.
1. Read FIFOSelect channelStart
new conversion. Channel must be
selected after FIFO READ.
2. Start new conversion (old data lost)
with existing setting.
3. Configure device again.
10 1. Read FIFOStart new conversion
with existing setting.
2. Configure deviceNew conversion
(old data lost)
1. Read FIFOStart new conversion
with existing setting.
2. Configure deviceNew conversion
(old data lost)
1. Read FIFOArm PeriodStart new
conversion with existing setting
2. Configure deviceArm PeriodNew
conversion (old data lost)
11 1. Read FIFOStart new conversion
with existing setting.
2. Start new conversion with the existing
setting.
3. Configure deviceStart new
conversion with new setting.
1. Read FIFOStart new conversion
with existing setting
2. Start new conversion with the existing
setting.
3. Configure DeviceStart new
conversion with new setting.
1. Read FIFOArm PeriodStart new
Conversion with existing setting
2. Start new conversion with existing
setting. (old data lost)
3. Configure deviceArm PeriodNew
conversion with new setting.
operation timing diagrams
The FIFO read and write CFR are nonconversion operations. The conversion operation performs one of four
types of conversion: mode 00, 01, 10, and 11
Write Cycle (WRITE CFR Command): Write cycle does not generate EOC or INT, nor does it carry out any
conversion.
1235
46713 14 15 16 1
ID15 1D14 ID13 1D12
ÌÌÌ
ÌÌÌ
ÌÌÌ
ÌÌÌ
ÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌ
12
ID15
ÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌÌ
ÌÌ
ÌÌÌÌ
ID11 ID10 ID9 ID4 ID3 ID2 ID1 ID0
OR
CS
FS
SDI
INT
EOC
SDO Hi-Z
Note: Signal May Not Exist.
ÌÌ
Dont Care
Figure 9. Write Cycle, FS Initiates Operation
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
24 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
operation timing diagrams (continued)
123 546
713 14 15 16 1
ID15 1D14 ID13 1D12
ÌÌÌ
ÌÌÌ
Ì
Ì
ÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌ
12
ID15
ÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌ
ÌÌÌ
ÌÌÌ
ÌÌ
ÌÌ
ID14ID11 ID10 ID9 ID4 ID3 ID2 ID1 ID0
ÌÌ
ÌÌ
OR
Note: Signal May Not Exist.
ÌÌÌ
ÌÌÌ
Dont Care
CS
FS = High
SDI
INT
EOC
SDO Hi-Z
Figure 10. Write Cycle, CS Initiates Operation, FS = 1
FIFO Read Operation: When the FIFO is used, the first command after INT is generated is assumed to be the
FIFO read. The first FIFO content is sent out immediately before the command is decoded. If this command is
not a FIFO read, the output is terminated. Using more layers of the FIFO reduces the time taken to read multiple
conversion results, because the read cycle does not generate an EOC or INT, nor does it make a data
conversion. Once the FIFO is read, the entire contents in the FIFO must be read out. Otherwise, the remaining
data is lost.
ÌÌÌ
ÌÌÌ
123 5
467 13
14 15 16 1
ID15 1D14 ID13 1D12
OD11 OD10 OD9 OD4 OD3 OD2
ÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌ
12
ID15 ID14
OD15 OD14 OD13 OD12 OD15
ÌÌÌ
ÌÌÌ
ÌÌ
ÌÌ
OD14
OR
Notes: Signal May Not Exist.
SCLK
CS
FS = High
SDI
INT
EOC
SDO
OD[15:2] is FIFO Contents.
ÌÌ
ÌÌ
Dont Care
Hi-Z
Figure 11. FIFO Read Cycle, CS Initiates Operation, FS = 1
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
25
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
conversion operation
CS
ÌÌÌÌÌÌ
ÌÌÌÌÌÌ
ÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌ
123 5467 131415 1
ID15 ID14 ID13 1D12
ÌÌ
ÌÌ
ÌÌÌ
ÌÌÌ
12
ID15
OD15 OD14 OD13 OD12 OD11 OD10 OD9 OD4 OD2 OD15
48 SCLKs for Long Sampling
16 SCLKs for Short Sampling
SDO goes to Hi-Z After 16th SCLK
ÌÌ
ÌÌ
16
Hi-Z
ÌÌ
ÌÌ
ÌÌ
ÌÌ
t(conv)
t(SAMPLE)
FS in High
SDI
INT
EOC
SDO
OR Previous Conversion Result
Select Channel
OD3
OD[15:2] is the result of previous conversion.
ÌÌÌ
ÌÌÌ
Dont Care
The dotted line means signal may or may not exist.
Figure 12. Mode 00, CS Initiates Operation
ÌÌÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌÌÌÌ
123 5467 131415 1
ID15 1D14 ID13 1D12
ÌÌÌ
ÌÌÌ
12
ID15
ÌÌÌÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌÌÌÌÌ
ÌÌ
ÌÌ
OD14 OD13 OD12 OD11 OD10 OD9 OD4OD15 OD15OD2OD3
48 SCLKs for Long Sampling
16 SCLKs for Short Sampling
ÌÌÌ
ÌÌ
16
Hi-Z
SDO Goes Through Hi-Z After 16 SCLK
Previous Conversion Result
Select Channel
t(SAMPLE) t(conv)
SCLK
CS
FS
SDI
INT
EOC
SDO
OR
OD[15:2] is the result of previous conversion.
ÌÌ
ÌÌ
Dont Care
The dotted line means signal may or may not exist.
Figure 13. Mode 00, FS Initiates Operation
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
26 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
conversion operation (continued)
***
ÌÌÌÌ
Hi-Z
** **
ÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌÌ
Data Lost Hi-Z
** Select Channel
Possible
Signal
t(sample)
t(convert)
Select Channel
16 SCLK Select Channel
16 SCLK
Previous Conversion Result
CS Tied to Low
CSTART
FS
SDI
INT
EOC
SDO Hi-Z
OR Conversion Result
ÌÌ
ÌÌ
Dont Care
Possible Signal
Figure 14. Mode 00, CSTART Triggers Sampling/Conversion, FS Initiates Select
**
ÌÌ
ÌÌ
ÌÌÌ
ÌÌÌ
Hi-Z
ÌÌ
ÌÌÌ
*** * **
*
ÌÌÌ
*
ÌÌÌ
*
ÌÌÌ
ÌÌÌ
ÌÌÌ
ÌÌÌ
Select CH1 Select CH2
1/4 FIFO FULL 1/4 FIFO FULL
ÌÌ
ÌÌ
Dont Care
*** –– WRITE CFR
** –– Select Channel
* –– FIFO Read
**
ÌÌÌ
ÌÌÌÌ
**
ÌÌÌ
ÌÌÌÌ
Select Any
Channel Select Any
Channel
Possible Signal
DATA1 of CH1 DATA2 of CH1
MODE 01, FS Activates Conversion, FIFO Threshold = 1/4 Full
Read FIFO After Threshold Is Hit
CS
FS
SDI
SDO
INT
DATA1 of CH2 DATA2 of CH2
Figure 15. Mode 01, FS Initiates Operations
**
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌÌ
ÌÌÌ
Hi-Z
ÌÌ
ÌÌ
ÌÌ
ÌÌ
***
ÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌ
***
*
ÌÌÌ
ÌÌÌ
*
ÌÌÌ
ÌÌÌ
*
ÌÌÌÌÌÌ
ÌÌÌÌÌÌ
ÌÌÌ
ÌÌÌ
ÌÌÌ
ÌÌÌ
1/4 FIFO FULL 1/4 FIFO FULL
ÌÌ
Dont Care
*** –– WRITE CFR
** –– Select Channel
* –– FIFO Read
Select CH1 Select CH2
DATA1 of CH1 DATA2 of CH1 DATA1 of CH2 DATA2 of CH2
MODE 01, FS Initiates Select Period, CSTART Activates Conversion, FIFO Threshold = 1/4 Full,
Read FIFO After Threshold Is Hit
CS
FS
CSTART
SDI
SDO
INT
Possible Signal
Figure 16. Mode 01, CSTART Triggers Samplings/Conversions
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
27
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
conversion operation (continued)
1st Sweep
1st FIFO Read
Configure
2nd FIFO Read
Ì
Ì
***
ÌÌÌ
CH0 CH1 CH2 CH3 CH0
ÌÌ
ÌÌ
ÌÌ
ÌÌ
*
ÌÌ
ÌÌ
*
ÌÌÌ
ÌÌÌ
*
ÌÌÌ
ÌÌÌ
*
Ì
Ì
*
Hi-Z
*** Command = Configure Write for Mode 10, FIFO
Threshold = 1/2 Full, Sweep Sequence: 0123
** COMMAND = Select Any Channel
* COMMAND = Read FIFO
** ** ** **
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
** ** ** **
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
Conversion
From CH0 Conversion
From CH3 Conversion
From CH0 Conversion
From CH3
2nd Sweep
Using Existing
Configuration
Read FIFO After FIFO Threshold Is Hit
CS
FS
SDI
INT
SDO
ÌÌ
ÌÌ
Dont Care
Figure 17. Mode 10, FS Initiates Operations
1st Sweep
1st FIFO Read
Configure
2nd FIFO Read
Hi-Z
*** Command = Configure Write for Mode 10, FIFO
Threshold = 1/2 Full, Sweep Sequence: 0022
** COMMAND = Select Any Channel
* COMMAND = Read FIFO
Conversion
From CH0 Conversion
From CH2 Conversion
From CH0 Conversion
From CH2
2nd Sweep
Using Existing
Configuration
Read FIFO After FIFO Threshold Is Hit, FS Initiates Select Period
CS Tied
to Low
FS
SDI
INT
ÌÌ
ÌÌ
***
ÌÌ
CH0 CH0 CH2 CH2
ÌÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌÌÌ
CH0
ÌÌÌÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌÌÌÌÌ
*
ÌÌ
ÌÌ
*
ÌÌ
ÌÌ
*
ÌÌÌ
ÌÌÌ
*
ÌÌ
ÌÌ
ÌÌ
ÌÌ
Ì
Ì
***
Ì
SDO
**
CSTART
ÌÌ
Dont Care
Figure 18. Mode 10, CSTART Initiates Operations
START 2nd Round SWEEP CONVERSION,
the DATA of the 1st Round Are Lost
CS
FS=High
SDI
INT
SDO
READ the DATA of 2nd
Sweep From FIFO
ÌÌ
ÌÌ
ÌÌÌ
CH1 CH3CH2CH0
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
START 2nd Sweep conversion immediately (NO FIFO READ) after the 1st SWEEP completed.
***
ÌÌ
ÌÌ
ÌÌÌ
ÌÌÌ
Ì
Ì
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
Ì
Ì
Ì
Ì
ÌÌ
*** Command = Configure Write for Mode 11, FIFO
Threshold = 1/2 Full, Sweep Sequence: 0123
** COMMAND = Select Any Channel
* COMMAND = Read FIFO
**** ** ** ** ** ** ** * * * * **
Configure Conversion
From CH0 Conversion
From CH3 Conversion
From CH3 Conversion
From CH0
Conversion
From CH0
ÌÌ
ÌÌ
Dont Care
Figure 19. Mode 11, CS Initiates Operations
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
28 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
conversion operation (continued)
CS
FS
SDI
INT
SDO
*** Command = Configure Write for Mode 11, FIFO
Threshold = 1/2 Full, Sweep Sequence: 0022
** COMMAND = Select Any Channel
* COMMAND = Read FIFO
*
Configure Conversion
From CH0 Conversion
From CH2 Conversion
From CH2
Conversion
From CH0
1st SWEEP
1st FIFO Read
REPEAT
2nd FIFO Read
Ì
ÌÌÌ
CH0 CH0 CH2 CH2 CH0
ÌÌÌÌÌÌÌÌÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌÌÌÌÌÌÌÌ
Ì
Read FIFO After 1st SWEEP Completed
ÌÌ
CSTART
*** ** ****** *
Possible Signal
ÌÌ
ÌÌ
Dont Care
Figure 20. Mode 11, CSTART Triggers Samplings/Conversions
conversion clock and conversion speed
The conversion clock source can be the internal OSC, or the external clock SCLK. When the external clock is
used, the conversion clock is equal to SCLK/4. It takes 18 conversion clocks plus 15 ns to finish the conversion.
If the external clock is selected, the conversion time (not including sampling time) is 18X(4/fSCLK)+15 ns. T able 4
shows the maximum conversion rate (including sampling time) when the analog input source resistor is 1 k.
Table 4. Maximum Conversion Rate
DEVICE SAMPLING MODE CONVERSION CLK MAX SCLK
(MHz) CONVERSION
TIME (us) RATE
(KSPS)
Short (16 SCLK) External SCLK/4 10 8.815 113.4
TLC3544/48 Long (48 SCLK) External SCLK/4 25 4.815 207.7
(Rs = 1000) Short (16 SCLK) Internal 6.5 MHz 10 4.385 228
Long (48 SCLK) Internal 6.5 MHz 25 4.705 212.5
FIFO operation
76543210ADC
×8
FIFO
SOD
Serial
FIFO Full FIFO 3/4 Full
FIFO 1/2 FullFIFO 1/4 Full
FIFO Threshold Pointer
Figure 21. FIFO Structure
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
29
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
FIFO operation (continued)
The device has an 8-level FIFO that can be programmed for different thresholds. An interrupt is sent to the host
after the preprogrammed threshold is reached. The FIFO is used to store conversion results in mode 01, 10,
and 11, from either a fixed channel or a series of channels according to a preprogrammed sweep sequence.
For example, an application may require eight measurements from channel 3. In this case, if the threshold is
set to full, the FIFO is filled with 8 data conversions sequentially taken from channel 3. Another application may
require data from channel 0, 2, 4, and 6 in that order. The threshold is set to 1/2 full and sweep sequence is
selected as 02460246. An interrupt is sent to the host as soon as all four data conversions are in the
FIFO. The FIFO is reset after a power on and a WRITE CFR operation. The contents of the FIFO are retained
during autopower down and software power down.
Powerdown: The device has two power-down modes.
AutoPower-Down Mode: The device enters the autopower-down state at the end of a conversion.
In autopower-down, the power consumption reduces to about 1.8 mA when an internal reference is selected.
The built-in reference is still on to allow the device to resume quickly. The resumption is fast enough for use
between cycles. An active CS, FS, or CST AR T resumes the device from power-down state. The power current
is 20 µA when an external reference is programmed and SCLK stops.
Software Power-Down Mode: Writing 8000h to the device puts the device into the software power-down state,
and the entire chip (including the built-in reference) is powered down. The power current is reduced to about
20 µA if SCLK stops. Deselect CS to save power once the device is in the software power-down mode. An active
CS, FS, or CSTART restores the device. There is no time delay when an external reference is selected.
However, if an internal reference is used, it takes about 20 ms to warm up.
The configuration register is not affected by any of the power-down modes but the sweep operation sequence
must be started over again. All FIFO contents are retained in both power-down modes.
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
30 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
1.0
0.5
0.0
0.5
1.0
0 2000 4000 6000 8000 10000 12000 14000 16000
INTEGRAL NONLINEARITY
vs
DIGITAL OUTPUT CODE
Digital Output Code
INL Integral Nonlinearity LSB
Internal Reference = 4 V
AVDD = 5 V, TA = 25°C
Figure 22
1.0
0.5
0.0
0.5
1.0
0 2000 4000 6000 8000 10000 12000 14000 16000
DIFFERENTIAL NONLINEARITY
vs
DIGITAL OUTPUT CODE
Digital Output Code
DNL Differential Nonlinearity LSB
Internal Reference = 4 V
AVDD = 5 V, TA = 25°C
Figure 23
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
31
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
Figure 24
TA Free-Air Temperature °C
0.4
0.5
0.6
0.7
0.8
0.9
1.0
65 35 5255585
Internal Reference = 4 V
AVDD = 5 V
INL and DNL LSB
INL AND DNL
vs
FREE-AIR TEMPERATURE
INL (LSB)
DNL (LSB)
Figure 25
TA Free-Air Temperature °C
16
14
12
10
8
6
4
2
0
2
4
65 35 5255585
External Reference = 4 V
AVDD = 5 V
Zero Offset and Gain Error LSB
ZERO OFFSET AND
G
AIN ERROR (LSB)
vs
FREE-AIR TEMPERATURE
Zero Offset (LSB)
Gain Error (LSB)
180
140
100
60
20
20
0 102030405060708090100
FFT OF SNR
vs
FREQUENCY
f Frequency kHz
FFT of SNR dB
External Reference = 4 V
AVDD = 5 V
TA = 25°C
200 KSPS
Input Signal: 20 kHz, 0 dB
Figure 26
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
32 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
Figure 27
f Input Signal Frequency Hz
70
75
80
85
90
0 20000 40000 60000 80000 100000
External Reference = 4 V
AVDD = 5 V
TA = 25°C
SINAD dB
SINAD
vs
INPUT SIGNAL FREQUENCY
100k80k60k40k20k0
Figure 28
f Input Signal Frequency Hz
12.0
12.5
13.0
13.5
14.0
0 20000 40000 60000 80000 100000
External Reference = 4 V
AVDD = 5 V
TA = 25°C
ENOB Bits
ENOB
vs
INPUT SIGNAL FREQUENCY
100k80k60k40k20k0
Figure 29
f Input Signal Frequency kHz
THD
vs
INPUT SIGNAL FREQUENCY
70603020101909840 50 80
External Reference = 4 V
AVDD = 5 V
TA = 25°C
THD dB
80
85
90
95
100
Figure 30
85
90
95
100
105
0 20000 40000 60000 80000 100000
f Input Signal Frequency Hz
External Reference = 4 V
AVDD = 5 V
TA = 25°C
SFDR dB
SFDR
vs
INPUT SIGNAL FREQUENCY
100k80k60k40k20k0
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
33
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
Figure 31
TA Free-Air Temperature °C
3.9
4.0
4.1
4.2
4.3
4.4
4.5
65 35 5255585
External Reference = 4 V
AVDD = 5 V
CS = DGND
Internal OSC
ICC Supply Current mA
SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE
Figure 32
TA Free-Air Temperature °C
0
5
10
15
20
25
30
65 35 5255585
Internal Reference = 4 V
AVDD = 5 V
SCLK = OFF
All Digital Input = DGND
or DVDD
ICC Supply Current at Software Power Down µA
SUPPLY CURRENT AT
SOFTWARE POWER-DOWN
vs
FREE-AIR TEMPERATURE
TA Free-Air Temperature °C
1.5
2.0
2.5
3.0
3.5
4.0
65 35 5255585
External Reference = 4 V
AVDD = 5 V
SCLK = OFF
All Digital Input = DGND
or DVDD
ICC Supply Current at Autopower-Down µA
SUPPLY CURRENT AT
AUTOPOWER-DOWN
vs
FREE-AIR TEMPERATURE
Figure 33
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C OCTOBER 2000 REVISED MAY 2003
34 POST OFFICE BOX 655303 DALLAS, TEXAS 75265
APPLICATION INFORMATION
interface with host
Figure 34 shows examples of the interface between a single converter and a host DSP (TMS320C54xDSP)
or microprocessor. The C54x is set as FWID = 1 (active pulse width = 1CLK), (R/X) DATDLY = 1 (1 bit data delay),
CLK(X/R)P = 0 (transmit data are clocked out at rising edge of CLK, receive data are sampled on falling edge
of CLK), and FS(X/R)P = 1 (FS is active high). If multiple converters connect to the same C54x, use CS as the
chip select.
The host microprocessor is set as the SPI master with CPOL = 0 (active high clock), and CPHA = 1 (transmit
data is clock out at rising edge of CLK, receive data are sampled at falling edge of CLK). 16 bits (or more) per
transfer is required.
FSR
FSX
DX
DR
CLKR
CLKX
IRQ
TMS320C54X Converter
10 k
VDD
CS
FS
SDI
SDO
SCLK
INT/EOC
Ain
Single Converter Connects to DSP
SS
MOSI
MISO
SCK
IRQ
Host
Microprocessor Converter
10 k
VDD
CS
FS
SDI
SDO
SCLK
INT/EOC
Ain
Converter Connects to Microprocessor
10 k
Figure 34. Typical Interface to Host DSP and Microprocessor
sampling time analysis
Figure 35 shows the equivalent analog input circuit of the converter . During the sampling, the input capacitor,
Ci, has to be charged to VC, (VC = Vs ± voltage of 1/4 LSB = Vs ± [Vs/65532] for 14 bit converter).
t(s) = Rt × Ci × In (65532) where Rt = Rs+ri, t(s) = Sampling time
VI = Input Voltage at AIN
VS = External Driving Source Voltage
RS = Source Resistance
ri = Equivalent Resistor of Mux., 1.5 k
CI = Input Capacitance, 30 pF Max.
VC = Capacitance Charging Voltage
ri
Data ConverterDriving Source
VIVC
RS
VS
CI
Figure 35. Equivalent Input Circuit Including the Driving Source
TMS320C54x is a trademark of Texas Instruments.
PACKAGING INFORMATION
Orderable Device Status (1) Package
Type Package
Drawing Pins Package
Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
TLC3544CDW ACTIVE SOIC DW 20 25 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3544CDWG4 ACTIVE SOIC DW 20 25 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3544CPW ACTIVE TSSOP PW 20 70 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3544CPWG4 ACTIVE TSSOP PW 20 70 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3544CPWR ACTIVE TSSOP PW 20 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3544CPWRG4 ACTIVE TSSOP PW 20 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3544IDW ACTIVE SOIC DW 20 25 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3544IDWG4 ACTIVE SOIC DW 20 25 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3544IPW ACTIVE TSSOP PW 20 70 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3544IPWG4 ACTIVE TSSOP PW 20 70 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3548CDW ACTIVE SOIC DW 24 25 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3548CDWG4 ACTIVE SOIC DW 24 25 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3548CDWR ACTIVE SOIC DW 24 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3548CDWRG4 ACTIVE SOIC DW 24 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3548CPW ACTIVE TSSOP PW 24 60 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TLC3548CPWG4 ACTIVE TSSOP PW 24 60 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TLC3548CPWR ACTIVE TSSOP PW 24 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TLC3548CPWRG4 ACTIVE TSSOP PW 24 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TLC3548IDW ACTIVE SOIC DW 24 25 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3548IDWG4 ACTIVE SOIC DW 24 25 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3548IDWR ACTIVE SOIC DW 24 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3548IDWRG4 ACTIVE SOIC DW 24 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TLC3548IPW ACTIVE TSSOP PW 24 60 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TLC3548IPWG4 ACTIVE TSSOP PW 24 60 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TLC3548IPWR ACTIVE TSSOP PW 24 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
PACKAGE OPTION ADDENDUM
www.ti.com 28-Aug-2008
Addendum-Page 1
Orderable Device Status (1) Package
Type Package
Drawing Pins Package
Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
TLC3548IPWRG4 ACTIVE TSSOP PW 24 2000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
PACKAGE OPTION ADDENDUM
www.ti.com 28-Aug-2008
Addendum-Page 2
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
TLC3544CPWR TSSOP PW 20 2000 330.0 16.4 6.95 7.1 1.6 8.0 16.0 Q1
TLC3548CPWR TSSOP PW 24 2000 330.0 16.4 6.95 8.3 1.6 8.0 16.0 Q1
TLC3548IPWR TSSOP PW 24 2000 330.0 16.4 6.95 8.3 1.6 8.0 16.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TLC3544CPWR TSSOP PW 20 2000 367.0 367.0 38.0
TLC3548CPWR TSSOP PW 24 2000 367.0 367.0 38.0
TLC3548IPWR TSSOP PW 24 2000 367.0 367.0 38.0
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated