1
IDT54/74FCT374/A/C
FAST CMOS OCTAL D REGISTERS (3-STATE) MILITARY AND COMMERCIAL TEMPERATURE RANGES
JUNE 2000
1999 Integrated Device Technology, Inc. DSC-5423/-c
IDT54/74FCT374/A/C
MILITARY AND COMMERCIAL TEMPERATURE RANGES
FAST CMOS OCTAL
D REGISTERS (3-STATE)
DESCRIPTION:
The FCT374 is an 8-bit register built using an advanced dual metal CMOS
technology. These registers consist of eight D-type flip-flops with a buffered
common clock and buffered 3-state output control. When the output enable
(OE) is low, the eight outputs are enabled. When the OE input is high, the
outputs are in the high-impedance state.
Input data meeting the set-up and hold time requirements of the D inputs
is transferred to the O outputs on the low-to-high transition of the clock input.
The FCT374 has non-inverting outputs with respect to the data at the D
inputs.
FUNCTIONAL BLOCK DIAGRAMS
CP
O0O1O2O3O4O5O6O7
OE
D
Q
CP D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
CP CP CP CP CP CP CP
D0D1D2D3D4D5D6D7
FEATURES:
IDT54/74FCT374 equivalent to FAST™ speed and drive
IDT54/74FCT374A up to 30% faster than FAST
IDT54/74FCT374C up to 50% faster than FAST
IOL = 48mA (commercial) and 32mA (military)
CMOS power levels (1mW typ. static)
Edge triggered master/slave, D-type flip-flops
Buffered common clock and buffered common three-state control
Military product compliant to MIL-STD-883, Class B
Meets or exceeds JEDEC Standard 18 specifications
Available in the following packages:
Commercial: SOIC
Military: CERDIP, LCC, CERPACK
2
MILITARY AND COMMERCIAL TEMPERATURE RANGES
IDT54/74FCT374/A/C
FAST CMOS OCTAL D REGISTERS (3-STATE)
PIN CONFIGURATION
CERDIP/ SOIC/ CERPACK
TOP VIEW LCC
TOP VIEW
1
23
4
5
7
9
6
8
10 11 12 13
14
15
16
17
18
1920
L20-2 O6
D7
D6
O5
D5
OE
D
0
O
0
V
CC
O
7
O
3
GND
CP
O
4
D
4
INDEX
D1
O1
D3
O2
D2
2
3
1
16
15
14
11
19
18
20
17
13
12
5
6
7
4
D20-1
SO20-2
E20-1
8
9
10
D1
O0
D0
VCC
O1
D3
O2
D2
O3
GND
O7
O6
D7
D6
O5
O4
D5
D4
CP
OE
PIN DESCRIPTION
Pin Names Description
DND Flip-Flop Data Inputs
CP Clock Pulse for the register. Enters data on LOW-to-HIGH
transition.
ON3-State Outputs (true)
ON3- State Outputs (inverted)
OE Active LOW 3-state Output Enable Input
FUNCTION TABLE (1)
Inputs Outputs Internal
Function OE CP DNONQN
Hi-Z H
HL
HX
XZ
ZNC
NC
Load Register
L
L
H
H
L
H
L
H
L
H
Z
Z
H
L
H
L
NOTE:
1. H
=
HIGH Vo lta
g
e Level
L
=
LOW Volta
g
e Level
X
=
Don’t Car e
Z
=
Hi
g
h-Impedance
NC
=
No Chan
g
e
=
LOW-to-HIGH transition
ABSOLUTE MAXIMUM RATINGS(1)
Symbol Rating Commercial Military Unit
VTERM(2) Terminal Voltage
with Respect to GND –0.5 to +7 –0.5 to +7 V
VTERM(3) Terminal Voltage
with Respect to GND –0.5 to VCC –0.5 to VCC V
TAOperating Temperature 0 to +70 –55 to +125 °C
TBIAS Temperature Under
Bias –55 to +125 –65 to +135 °C
TSTG Storage Temperature –55 to +125 –65 to +150 °C
PTPower Dissipation 0.5 0.5 W
IOUT DC Output Current 120 120 mA
8-link
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other c onditions above t hose indicated in the operational s ections
of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability. No
terminal voltage may exceed VCC by +.5V unless otherwise noted.
2. Input and V CC t erm i nal s only.
3. Outputs and I/O termi nal s only.
CAPACITANCE (TA = +25OC, f = 1.0MHz)
Symbol Parameter(1) Conditions Typ. Max. Unit
CIN Input Capacitance VIN = 0V 6 10 pF
COUT Output
Capacitance VOUT = 0V 8 12 pF
8-link
NOTE:
1. This paramet er i s measured at characterization but not tested.
3
IDT54/74FCT374/A/C
FAST CMOS OCTAL D REGISTERS (3-STATE) MILITARY AND COMMERCIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V; VHC = VCC - 0.2V
Commercial: TA = 0°C to +70°C, VCC = 5.0V ± 5%; Military: TA = –55°C to +125°C, VCC = 5.0V ± 10%
Symbol Parameter Test Conditions(1) Min. Typ.(2) Max. Unit
VIH Input HIGH Level Guaranteed Logic HIGH Level 2 V
VIL Input LOW Level Guaranteed Logic LOW Level 0.8 V
II H Input HIGH Current VCC = Max. VI = VCC ——5µA
V
I
= 2.7V 5(4)
II L Input LOW Current VI = 0.5V –5(4)
VI = GND –5
IOZH Off State (High Impedance) VCC = Max. VO = VCC ——10µA
Output Current VO = 2.7V 10(4)
IOZL VO = 0.5V –10(4)
VO = GND –10
VIK Clamp Diode Voltage VCC = Min., IN = –18mA –0.7 –1.2 V
IOS Short Circuit Current VCC = Max.(3), VO = GND –60 –120 mA
VOH Output HIGH Voltage VCC = 3V, VIN = VLC or VHC, IOH = –32µA VHC VCC —V
V
CC = Min. IOH = –300µA VHC VCC
VIN = VIH or VIL IOH = –12mA MIL. 2.4 4.3
IOH = –15mA COM'L. 2.4 4.3
VOL Output LOW Voltage VCC = 3V, VIN = VLC or VHC, IOL = 300µA GND VLC V
VCC = Min. IOL = 300µA GND VLC(4)
VIN = VIH or VIL IOL = 32mA MIL. 0.3 0.5
IOL = 48mA COM'L. 0.3 0.5
NOTES:
1. For conditi ons shown as M ax. or Min. , use appropriate value speci fied under Elec trical Charac teristi cs for t he appl i c abl e device t ype.
2. Typical values are at V CC = 5. 0V, +25°C ambi ent and maximum l oadi ng.
3. Not more than one output should be shorted at one t i m e. Duration of t he short ci rc ui t test should not exceed one second.
4. This paramet er i s guaranteed but not tested.
4
MILITARY AND COMMERCIAL TEMPERATURE RANGES
IDT54/74FCT374/A/C
FAST CMOS OCTAL D REGISTERS (3-STATE)
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 5.0V, +25°C ambient.
3. Per TTL driven input (VIN = 3.4V); all other inputs at VCC or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
5. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested.
6. IC = IQUIESCENT + IINPUTS + IDYNAMIC
IC = ICC +ICC DHNT + ICCD (fCP/2 + fiNi)
ICC = Quiescent Current
ICC = Power Supply Current for a TTL High Input (VIN = 3.4V)
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
fi = Input Frequency
Ni = Number of Inputs at fi
All currents are in milliamps and all frequencies are in megahertz.
POWER SUPPLY CHARACTERISTICS
VLC = 0.2V; VHC = VCC - 0.2V
Symbol Parameter Test Conditions(1) Min. Typ.(2) Max. Unit
ICC Quiescent Power Supply Current VCC = Max.
VIN VHC; VIN VLC —0.21.5mA
I
CC Quiescent Power Supply Current
TTL Inputs HIGH VCC = Max.
VIN = 3.4V(3) —0.52mA
I
CCD Dynamic Power Supply Current(4) VCC = Max.
Outputs Open
OE = GND
One Input Toggling
50% Duty Cycle
VIN VHC
VIN VLC 0.15 0.25 mA/
MHz
ICTotal Power Supply Current(6) VCC = Max.
Outputs Open
fCP = 10MHz
50% Duty Cycle
VIN VHC
VIN VLC
(FCT)
—1.74mA
OE = GND
fi = 5MHz
50% Duty Cycle
One Bit Toggling
VIN = 3.4V
VIN = GND —2.26
V
CC = Max.
Outputs Open
fCP = 10MHz
50% Duty Cycle
VIN VHC
VIN VLC
(FCT)
—47.8
(5)
OE = GND
Eight Bits Toggling
fi = 2.5MHz
50% Duty Cycle
VIN = 3.4V
VIN = GND 6.2 16.8(5)
5
IDT54/74FCT374/A/C
FAST CMOS OCTAL D REGISTERS (3-STATE) MILITARY AND COMMERCIAL TEMPERATURE RANGES
NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
FCT374 FCT374A FCT374C
Com'l. Mil. Com'l. Mil. Com'l. Mil.
Symbol
Parameter Conditions(1) Min.(2) Max. Min.(2) Max. Min.(2) Max. Min.(2) Max. Min.(2) Max. Min.(2) Max. Unit
tPLH
tPHL Propagation Delay
CP to ONCL = 50pF
RL = 5002 10 2 11 2 6.5 2 7.2 2 5.2 2 6.2 ns
tPZH
tPZL Output Enable Time 1.5 12.5 1.5 14 1.5 6.5 1.5 7.5 1.5 5.5 1.5 6.2 ns
tPHZ
tPLZ Output Disable Time 1.5 8 1.5 8 1.5 5.5 1.5 6.5 1.5 5 1.5 5.7 ns
tSU Set-up Time HIGH
or LOW, DN to CP 2—2—2—2—2—2—ns
t
HHold Time HIGH
or LOW, DN to CP 1.5 1.5 1.5 1.5 1.5 1.5 ns
tWCP Pulse Width
HIGH or LOW 7—7—5—6—5—6—ns
6
MILITARY AND COMMERCIAL TEMPERATURE RANGES
IDT54/74FCT374/A/C
FAST CMOS OCTAL D REGISTERS (3-STATE)
Pulse
Generator
RT
D.U.T.
VCC
VIN
CL
VOUT
50pF 500
500
7.0V
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
DATA
INPUT
TI MI NG
INPUT
ASYNCHRONOUS CONTROL
PRESET
CLEAR
ETC.
SYNCHRO NOU S CONTRO L
tSU tH
tREM
tSU tH
HIGH-LOW-HIGH
PULSE
LOW-HIGH-LOW
PULSE
tW
1.5V
1.5V
SAME PHASE
INPUT TR ANS ITION
3V
1.5V
0V
1.5V
VOH
tPLH
OUTPUT
OPPOSITE PHASE
INPUT TR ANS ITION
3V
1.5V
0V
tPLH tPHL
tPHL
VOL
CONTROL
INPUT
3V
1.5V
0V
3.5V
0V
OUTPUT
NORMALLY
LOW
OUTPUT
NORMALLY
HIGH
SWITCH
CLOSED
SWITCH
OPEN
VOL
0.3V
0.3V
tPLZ
tPZL
tPZH tPHZ
3.5V
0V
1.5V
1.5V
ENABLE DISABLE
VOH
PRESET
CLEAR
CLOCK ENABLE
ETC.
Octal link
Octal link
Octal link
Octal link
Octal link
TEST CIRCUITS AND WAVEFORMS
PROPAGATION DELAY
TEST CIRCUITS FOR ALL OUTPUTS
ENABLE AND DISABLE TIMES
SET-UP, HOLD, AND RELEASE TIMES PULSE WIDTH
SWITCH POSITION
Test Switch
Open Drain
Disable Low Closed
Enable Low
All Other Tests Open
8-link
DEFINITIONS:
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse
Generator.
NOTES:
1. Diagram shown for input Control Enable-LOW and input Control
Disable-HIGH.
2. Pul se Generator f or All Pulses: Rate 1.0MHz; Zo 50Ω; tF 2.5ns;
tR 2.5ns.
7
IDT54/74FCT374/A/C
FAST CMOS OCTAL D REGISTERS (3-STATE) MILITARY AND COMMERCIAL TEMPERATURE RANGES
CORPORATE HEADQUARTERS for SALES:
2975 Stender Way 800-345-7015 or 408-727-6116
Santa Clara, CA 95054 fax: 408-492-8674
www.idt.com*
*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
ORDERING INFORMATION
IDT XX
Tem p. Range XXXX
Device Type XX
Package X
Process
SO Com mercial Options
Small Outline IC (SO20-2)
F a s t CMOS Octal D Re g is ter (3 - S tate )
54
74 – 55°C to +125°C
– 0°C to +70°C
D
E
L
M ilit a ry Op tio ns
CER DIP (D20-1)
CER PAC K (E20-1)
Leadless Chip Carrier (L20-2)
Blank
BCommercial
MIL-STD-883, Class B
FCT
374
374A
374C