Integrated Analog Device (CX20415) Single-Chip FaxEngine Codec
100550B Conexant 3
Microphone Input
This input provides programmable gain for a microphone
signal and low pass filtering to avoid aliasing before the
signal is converted into a digital format. The microphone
can be connected to this device either differentially or
single-ended. A programmable gain amplifier provides
four selectable gain settings from 0 to 30 dB.
Line Input
This input provides low pass filtering to avoid aliasing
before the signal is converted into a digital format. The
line input is single-ended and is AC coupled into the
device. The filter structure realizes a two pole LPF filter.
The gain on the line input is fixed to 0 dB. The input
impedance is 150K ohm minimum. Either Line input or
Microphone input or both can be selected by using the
LineIEn and MicEn control signals.
A/D Converter
The signal level out of the anti-aliasing filters can be as
high as 3.2V pp. To avoid a potential overload problem, 4
dB of attenuation can be provided at the ADC input. This
can be enabled using the ADC Gain control.
The ADC is a second order sigma-delta type ADC which
samples at a rate between 1.024 MHz and 2.048 MHz to
produce a programmable baseband sample, depending
on the decimation ratio programmed in the decimation
filter and the clock value. An option exists to disable the
HPF biquad filter and in this case the output is available
at a 16 KHz sample rate. The LPF biquad filter can also
be enabled or disabled.
D/A Converter
The incoming digital signal from the DSP is fed to a low-
pass interpolation filter and then to a second order delta-
sigma type DAC. The DAC gain is controlled by the
DACGn control signal. The DAC analog output drives a
switched capacitor analog filter.
The output of this filter is a differential 2V pp or 4V pp
signal depending on DAC Gain status. It is passed to a
passive continuous-time second order low pass filter
which removes signal images around the switched
capacitor clock frequency.
Speaker Output
The SPKR+ and SPKR- signals form a differential output
capable of driving a 150 Ω resistive load or a highly
capacitive (100 nF) ceramic receiver via dual 75 Ω series
resistors. This output is used to drive either the PSTN or
a handset earpiece.
The speaker driver is intended to buffer and drive the
low impedance speaker load with the signal selected
on its input. The microphone input, or the line input,
or the transmit output signal can be selected to be
the speaker output.
The speaker driver is enabled by using the SpkOEn
signal. The speaker driver has a very high input
impedance, while the line driver has a moderate
input impedance. Thus , the speaker driver does not
introduce gain loss when interfaced to a nominal
load.
Line Output
The main purpose of the line output stage is to buffer
the signal and drive the low impedance line load with
the signal selected on its input. The microphone
input, or the line input, or the speaker output can be
selected to be the output.
The line driver provides a single-ended output. Since
all internal signals are differential, the line driver
provides differential to single-ended conversion.
The load attenuation for the line driver output is
controlled by the VOX [1:0] lines in steps of -6 dB.
The line driver output can be tri-stated using the
control signal LineOEn.
Serial Interface
The codec provides two serial digital interfaces for
communication with the DSP. Depending upon the
configuration used to communicate with the DSP, all
clock signals are either provided by the DSP or by
the IA.
Two modes of serial interface are available: Primary
and Secondary. The first mode is used with the
Primary IA which utilizes the line codec and the
second mode is used with the Secondary IA which
utilizes the voice codec. Both modes are used in
support of the speakerphone option. Mode selection
is made as follows:
IA Type Mode 1 Mode 0
Primary 0 0
Secondary 0 1
Hardware Interface
A har dware interface diag r am of a typical system
design using the 32-pin package is shown in
Figure 2. The 32-pin codec pin assignment diagram
is shown in Figure 3.
The 32-pin codec signals are described in detail in
Table 1.