features D Multi-Rate Operation From 155 Mbps Up To D D D D D D D D 2.5 Gbps Low Power Consumption Input Offset Cancellation High Input Dynamic Range Output Disable Output Polarity Select CML Data Outputs Receive Signal Strength Indicator (RSSI) Loss Of Signal Detection (LOS) SLLS602B - MARCH 2004 - REVISED OCTOBER 2005 D Single 3.3-V Supply D Surface Mount Small Footprint 3 mm x 3 mm 16-Pin QFN Package applications D SONET/SDH Transmission Systems at OC3, D D OC12, OC24, OC48 1.0625-Gbps and 2.125-Gbps Fibre Channel Receivers Gigabit Ethernet Receivers description The ONET2501PA is a versatile high-speed limiting amplifier for multiple fiber optic applications with data rates up to 2.5 Gbps. This device provides a gain of about 50 dB, which ensures a fully differential output swing for input signals as low as 3 mVp-p. The high input signal dynamic range ensures low jitter output signals even when overdriven with input signal swings as high as 1200 mVp-p. The ONET2501PA is available in a small footprint 3 mm x 3 mm, 16-pin QFN package. The circuit requires a single 3.3-V supply. This power efficient limiting amplifier is characterized for operation from -40C to 85C Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 2005, Texas Instruments Incorporated ! "#$! # %"! &!$ &#"! " ! $""! $ !'$ !$ $( !#$! !&& )!* &#"! "$+ &$ ! $"$%* "%#&$ !$!+ %% $!$ POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 1 SLLS602B - MARCH 2004 - REVISED OCTOBER 2005 block diagram A simplified block diagram of the ONET2501PA is shown in Figure 1. This compact, low power 2.5-Gbps limiting amplifier consists of a high-speed data path with offset cancellation block, a loss of signal and RSSI detection block, and a bandgap voltage reference and bias current generation block. The limiting amplifier requires a single 3.3-V supply voltage. All circuit parts are described in detail below. COC2 COC1 VCC Offset Cancellation GND OUTPOL VCCO DIN+ + DIN- - Input Buffer + + - Gain Stage + + - - - Gain Stage Gain Stage DOUT+ DOUT- CML Output Buffer DISABLE Bandgap Voltage Reference and Bias Current Generation Loss of Signal and RSSI Detection LOS RSSI TH Figure 1. Block Diagram high-speed data path The high-speed data signal is applied to the data path by means of the input signal pins DIN+/DIN-. The data path consists of the input stage with 2 x 50- on-chip line termination to VCC, three gain stages, which provide the required typical gain of about 50 dB, and a CML output stage. The amplified data output signal is available at the output pins DOUT+/DOUT-, which provide 2 x 50- back-termination to VCCO. The output stage also includes a data polarity switching function, which is controlled by the OUTPOL input, and a disable function, controlled by the signal applied to the DISABLE input pin. An offset cancellation compensates inevitable internal offset voltages and thus ensures proper operation even for small input data signals. The low frequency cutoff is as low as 45 kHz with the built-in filter capacitor. For applications, which require even lower cutoff frequencies, an additional external filter capacitor may be connected to the COC1/COC2 pins. los of signal and RSSI detection The output signal of the input buffer is monitored by the loss of signal and RSSI detection circuitry. In this block a signal is generated, which is linearly proportional to the input amplitude over a wide input voltage range. This signal is available at the RSSI output pin. Furthermore, this circuit block compares the input signal to a threshold, which can be programmed by means of an external resistor connected to the TH pin. If the input signal falls below the specified threshold, a loss of signal is indicated at the LOS pin. 2 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SLLS602B - MARCH 2004 - REVISED OCTOBER 2005 The relationship between the LOS assert voltage VAST (in mVP-P) and the external resistor RTH (in k) connected to the TH pin can be approximated as given below: R V TH + AST V + 43 kW * 600 W mV p*p AST 43 mV p*p R kW ) 0.6 TH bandgap voltage and bias generation The ONET2501PA limiting amplifier is supplied by a single 3.3-V 10% supply voltage connected to the VCC and VCCO pins. This voltage is referred to ground (GND). An on-chip bandgap voltage circuitry generates a supply voltage independent reference from which all other internally required voltages and bias currents are derived. package For the ONET2501PA a small footprint 3 mm x 3 mm 16-pin QFN package is used, with a lead pitch of 0,5 mm. The pin out is shown in Figure 2. VCC 1 DIN+ 2 GND COC2 COC1 RSSI RGT PACKAGE (TOP VIEW) 16 15 14 13 12 VCCO 11 DOUT+ DOUT- EP 4 9 5 6 7 8 GND VCC LOS 10 DISABLE 3 TH DIN- OUTPOL Figure 2. Pin Out of ONET2501PA in a 3 mm y 3 mm 16-Pin QFN Package, Top View POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 3 SLLS602B - MARCH 2004 - REVISED OCTOBER 2005 terminal functions The following table shows a pin description for the ONET2501PA in a 3 mm x 3 mm 16-pin QFN package. TERMINAL TYPE NAME NO. VCC 1, 4 Supply DESCRIPTION 3.3-V 10% supply voltage DIN+ 2 Analog in Noninverted data input. On-chip 50- terminated to VCC. DIN- 3 Analog in Inverted data input. On-chip 50- terminated to VCC. TH 5 Analog in LOS threshold adjustment with resistor to GND. DISABLE 6 CMOS in Disables CML output stage when set to high level. LOS 7 CMOS out GND 8, 16, EP Supply High level indicates that the input signal amplitude is below the programmed threshold level. OUTPOL 9 CMOS in Output data signal polarity select (internally pulled up): Setting to high level or leaving pin open selects normal polarity. Low level selects inverted polarity. Circuit ground. Exposed die pad (EP) must be grounded. DOUT- 10 CML out Inverted data output. On-chip 50- back-terminated to VCCO DOUT+ 11 CML out Noninverted data output. On-chip 50- back-terminated to VCCO VCCO 12 Supply RSSI 13 Analog out COC1 14 Analog Offset cancellation filter capacitor terminal 1. Connect an additional filter capacitor between this pin and COC2 (pin 15). To disable the offset cancellation loop connect COC1 and COC2 (pins 14 and 15). COC2 15 Analog Offset cancellation filter capacitor terminal 2. Connect an additional filter capacitor between this pin and COC1 (pin 14). To disable the offset cancellation loop connect COC1 and COC2 (pins 14 and 15). 3.3-V 10% supply voltage for output stage Analog output voltage proportional to the input data amplitude. Indicates the strength of the received signal (RSSI). absolute maximum ratings over operating free-air temperature range unless otherwise noted VCC, VCCO VDIN+, VDIN- Supply voltage, See Note 1 VTH,VDISABLE,VLOS,VOUTPOL,VDOUT+, VDOUT-, VRSSI, VCOC1, VCOC2 Voltage at TH, DISABLE, LOS, OUTPOL, DOUT+, DOUT-, RSSI, COC1, and COC2, See Note 1 VCOC,DIFF VDIN,DIFF Differential voltage between COC1 and COC2 ILOS IDIN+, IDIN-, IDOUT+, IDOUT- Current into LOS ESD ESD rating at all pins TJ(max) Tstg Maximum junction temperature TA TL Voltage at DIN+, DIN-, See Note 1 Differential voltage between DIN+ and DIN- Continuous current at inputs and outputs VALUE UNIT -0.3 to 4 V 0.5 to 4 V -0.3 to 4 V 1 V 2.5 V -1 to 9 mA -25 to 25 mA 3 kV (HBM) 125 C Storage temperature range -65 to 85 C Characterized free-air operating temperature range -40 to 85 C 260 C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to network ground terminal. 4 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SLLS602B - MARCH 2004 - REVISED OCTOBER 2005 recommended operating conditions MIN TYP MAX 3 3.3 3.6 V 85 C Supply voltage, VCC, VCCO Operating free-air temperature, TA -40 UNIT dc electrical characteristics over recommended operating conditions (unless otherwise noted) PARAMETER VCC,VCCO ICC TEST CONDITIONS MIN Supply voltage 3 Supply current DISABLE = low (excludes CML output current) DISABLE = high VOD Differential data output voltage swing rIN, rOUT Data input/output resistance V(IN_MIN) V(IN_MAX) DISABLE = low 600 Single ended TYP 3.6 40 mA 10 780 1200 mVp-p mVp-p 100 RSSI output voltage Input = 80 mVp-p, RRSSI 10 k 2800 RSSI linearity 20-dB input signal, VIN 80 mVpp BER < 10-10 3% 8% 3 5 Data input overload 2.1 LOS hysteresis LOS assert threshold range 223-1 PRBS (at 2.5 Gbps and 155 Mbps) Power supply noise rejection f < 2 MHz 2.4 V V 0.8 2.5 mVp-p mVp-p V 0.6 ISINK = -30 A ISOURCE = 1 mA 223-1 PRBS (at 2.5 Gbps and 155 Mbps) LOS low voltage mV 1200 CMOS input low voltage LOS high voltage V 32 Input = 2 mVp-p, RRSSI 10 k Data input sensitivity UNIT 0.25 50 CMOS input high voltage VAST PSNR MAX 3.3 4.5 V dB 5-40 mVp-p dB 26 ac electrical characteristics over recommended operating conditions (unless otherwise noted) typical operating condition is at VCC = 3.3 V and TA = 25C PARAMETER Low frequency -3-dB bandwidth TEST CONDITIONS Input referred noise DJ Deterministic jitter, See Note 2 TYP MAX 45 COC = 100 nF 0.8 Data rate vNI MIN COC = open UNIT 70 kHz 2.5 Gb/s 300 K28.5 pattern at 2.5 Gbps 223-1 PRBS equivalent pattern at 2.5 Gbps 223-1 PRBS equivalent pattern at 155 Mbps 8.5 25 9.3 30 25 50 Input = 5 mVpp 6.5 VRMS psp-p RJ Random jitter tr tf Output rise time 20% to 80% 60 85 ps Output fall time 20% to 80% 60 85 ps tDIS tLOS Disable response time Input = 10 mVpp psRMS 3 20 LOS assert/deassert time 2 ns 100 s NOTE 2: Deterministic jitter does not include pulse-width distortion due to residual small output offset voltage. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 5 SLLS602B - MARCH 2004 - REVISED OCTOBER 2005 APPLICATION INFORMATION Figure 3 shows the ONET2501PA connected with an ac-coupled interface to the data signal source as well as to the output load. Besides the ac-coupling capacitors C1 through C4 in the input and output data signal lines, the only required external component is the LOS threshold setting resistor RTH. In addition, an optional external filter capacitor (COC) may be used if a lower cutoff frequency is desired. RSSI RSSI COC1 COC2 GND COC Optional VCC DIN- DOUT+ ONET2501PA 16-Pin QFN TH VCC DOUT- VCC C3 DOUT+ C4 DOUT- OUTPOL OUTPOL GND DIN+ LOS DIN- C2 VCCO DISABLE DIN+ C1 DISABLE LOS RTH Figure 3. Basic Application Circuit With AC-Coupled I/Os 6 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SLLS602B - MARCH 2004 - REVISED OCTOBER 2005 TYPICAL CHARACTERISTICS Typical operating condition is at VCC = VCCO = 3.3 V and TA = 25C, unless otherwise noted RANDOM JITTER vs DIFFERENTIAL INPUT VOLTAGE 900 10 800 9 8 700 Random Jitter - psRMS VOD - Differential Output Voltage - mVP-P DIFFERENTIAL OUTPUT VOLTAGE vs DIFFERENTIAL INPUT VOLTAGE 600 500 400 300 200 7 6 5 4 3 2 100 1 0 0 1 2 3 4 5 6 0 5 10 15 20 25 30 35 VID - Differential Input Voltage - mVP-P VID - Differential Input Voltage - mVP-P Figure 4 Figure 5 BIT ERROR RATIO vs DIFFERENTIAL INPUT VOLTAGE SMALL SIGNAL GAIN vs FREQUENCY 100 60 10-2 55 40 50 10-4 Small Signal Gain - dB 45 Bit Error Ratio 10-6 10-8 10-10 10-12 10-14 40 35 30 25 20 15 10 10-16 10-18 1.0 5 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 0 0.01 0.1 1 10 100 VID - Differential Input Voltage - mVP-P f - Frequency - MHz Figure 6 Figure 7 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 1k 10k 7 SLLS602B - MARCH 2004 - REVISED OCTOBER 2005 TYPICAL CHARACTERISTICS Typical operating condition is at VCC = VCCO = 3.3 V and TA = 25C, unless otherwise noted OUTPUT EYE-DIAGRAM at 2.5 GBPS and MAXIMUM INPUT VOLTAGE (1200 mVPP) VOD - Differential Output Voltage - 100 mV/Div VOD - Differential Output Voltage - 100 mV/Div OUTPUT EYE-DIAGRAM at 2.5 GBPS and MINIMUM INPUT VOLTAGE (5 mVPP) t - Time - 100 ps/Div t - Time - 100 ps/Div Figure 8 Figure 9 LOS ASSERT/DEASSERT VOLTAGE vs THRESHOLD VOLTAGE SETTING RESISTANCE DIFFERENTIAL INPUT RETURN GAIN vs FREQUENCY 0 SDD11 - Differential Input Return Gain - dB LOS Assert/Deassert Voltage - mVP-P 70 60 50 40 30 LOS Deassert Voltage 20 10 LOS Assert Voltage 0 0 8 1 2 3 4 5 6 7 8 9 10 -5 -10 -15 -20 -25 -30 -35 -40 -45 -50 0.1 1 Rth - Threshold Voltage Setting Resistance - k f - Frequency - GHz Figure 10 Figure 11 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 5 SLLS602B - MARCH 2004 - REVISED OCTOBER 2005 TYPICAL CHARACTERISTICS Typical operating condition is at VCC = VCCO = 3.3 V and TA = 25C, unless otherwise noted RECEIVE SIGNAL STRENGTH INDICATOR VOLTAGE vs DIFFERENTIAL INPUT VOLTAGE SDD22 - Differential Output Return Gain - dB 0 -5 -10 -15 -20 -25 -30 -35 -40 -45 -50 0.1 1 5 RSSI - Receive Signal Strength Indicator Voltage - mV DIFFERENTIAL OUTPUT RETURN GAIN vs FREQUENCY 2800 2600 2400 2200 2000 1800 1600 1400 1200 1000 800 600 400 200 0 0 10 20 30 40 50 60 70 80 f - Frequency - GHz VID - Differential Input Voltage - mVP-P Figure 12 Figure 13 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 90 9 PACKAGE OPTION ADDENDUM www.ti.com 20-Aug-2011 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/ Ball Finish MSL Peak Temp (3) ONET2501PARGTT NRND QFN RGT 16 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR ONET2501PARGTTG4 NRND QFN RGT 16 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR Samples (Requires Login) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 16-Feb-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device ONET2501PARGTT Package Package Pins Type Drawing QFN RGT 16 SPQ 250 Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 330.0 12.4 Pack Materials-Page 1 3.3 B0 (mm) K0 (mm) P1 (mm) 3.3 1.1 8.0 W Pin1 (mm) Quadrant 12.0 Q2 PACKAGE MATERIALS INFORMATION www.ti.com 16-Feb-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) ONET2501PARGTT QFN RGT 16 250 338.1 338.1 20.6 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP(R) Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap Wireless Connectivity www.ti.com/wirelessconnectivity TI E2E Community Home Page e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2012, Texas Instruments Incorporated