1
DS04-27402-2E
FUJITSU SEMICONDUCTOR
DATA SHEET
ASSP
POWER-VOLTAGE MONITORING
IC WITH WATCHDOG TIMER
MB3793-42/30
DESCRIPTION
The MB3793 is an integr ated circuit to monitor power v olt age; it incorporates a watchdog
timer.
A reset signal is output when the power is cut or falls abruptly. When the power recovers
normally after resetting, a pow er-on reset signal is output to microprocessor units (MPUs).
An inter nal watchdog timer with two inputs for system operation diagnosis can provide a
fail-safe function for various application systems.
Two models with detection voltages of 4.2 and 3.0 V are available. There is also a mask
option that can detect voltages of 4.9 to 3.0 V in 0.1-V steps.
The model numbers are MB3793-42 or -30 corre sponding to the detected voltage. The
model number and package code are as shown below.
FEATURES
•Precise detection of power voltage fall: ±2.5%
•Detection vo ltage with hysteresis
•Low power dispersion: ICC = 27 µA (reference)
•Internal dual-input watchdog timer
•Watchdog-timer halt function (by inhibition pin)
•Independently-set watchdog and reset times
•Mask option for detection voltage (4.9 to 3.0 V, 0.1-V steps)
Model No. Package code Detection voltage
MB3793-42 3793-A 4.2 V
MB3793-30 3793-N 3.0 V
8-PIN PLASTI C DIP
(DIP-8P-M01)
This device contains circuitry to protect the inputs against
damage d ue to hig h stati c v oltages or electric f ields . Ho we v er ,
it is advised that normal precautions be taken to avoid
applicati on of any voltage hi gher than maximum ra ted voltages
to this high impedance circuit.
8-PIN PLASTIC SOL
(FPT-8P-M02)
To Top / Lineup / Index
2
MB3793-42/30
■PIN ASSIGNMENT
■PIN DESCRIPTION
Pin No. Symbol Description Pin No. Symbol Description
1 RESET Outp uts reset 5 VCC Power supply
2 CTW Sets monitoring time 6 INH Inhibits watchdog timer function
3 CTP Sets power-on reset hold time 7 CK2 Inputs clock 2
4 GND Ground 8 CK1 Inputs clock 1
RESET
CTW
CTP
GND
8
7
6
5
CK1
CK2
INH
VCC
1
2
3
4
(TOP VIEW )
(DIP-8P-M01)
(FPT-8P-M02)
To Top / Lineup / Index
3
MB3793-42/30
■BLOCK DIAGRAM
Q
+
-
-
+
(3)
(1)
(6)
(2)
(8)
(7)
INH
CTW
CK2 (4)
VS
RSFF2
QS
R
Q
RSFF1
QS
R
VREF ≈ 1.24 V
I1 ≈ 3µAI
2 ≈ 30µA
Comp . S
Comp. O
R1 ≈ 280 to
760 kΩ
R1 ≈ 240 kΩ
To GND of all block s
To VCC of all blocks
Output buffer
Pulse generator 1
Pulse generator 2
Watchdog timer Reference
voltage
generator
GND
CTP
RESET
(5) VCC
CK1
To Top / Lineup / Index
4
MB3793-42/30
■BLOCK FUNCTIONS
1. Comp. S
Comp. S is a co mparator with hysteresis to com pare the refer ence voltage with a voltage (VS) that is the result of dividing the power voltage
(VCC) by resistors 1 and 2. When V S falls below 1.24 V, a reset signal is output. This function enables the MB3793 to detect an abnor mality
within 1 µs when the power is cut or falls abruptly.
2. Comp. O
Comp. O is a c omparator to control the reset signal ( RESET) output and c ompares the threshold voltage with the voltage at the CTP pin for
setting the power-on reset hold time. When the voltage at the CTP pin exceeds the threshold voltage, resetting is canceled.
3. Reset output buffer
Since the reset (RESET) output buffer has CMOS organization, no pull-up resistor is needed.
4. Pulse generator
The pulse generator generates pulses when the voltage at the CK1 and CK2 clock pins changes to High from Low level (positive-edge trigger)
and exceeds the threshold voltage; it sends the clock signal to the watchdog timer.
5. Watchdog timer
The watchdog tim er can monitor two clock pulses. Short-circ uit the CK1 and CK2 clock pins to monitor a single clock pulse.
6. Inhibition pin
The inhibition (INH) pin forc es the watchdog timer on/off. When this pin is High level, the watchdog timer is stopped.
7. Flip-flop circuit
The flip-flop circuit RSFF1 controls charging and discharging of the power-on reset hold time setting capacity (CTP). The flip-flop circuit RSFF2
switches the charging accelerator for charging CTP during resetting on/off. This circuit only functions during resetting and does not function at
power-on reset.
To Top / Lineup / Index
5
MB3793-42/30
■STANDARD CONNECTION
RESET
CTW
CTP
CTP
CTW
VCC
MB3793 CK1
CK2
GNDINH
Microprocesso r 1
RESET
CK
VCC
GND
RESET
CK
VCC
GND
VCC
Microprocesso r 2
Equation of time-setting capacitances (CTP and CTW) and set time
tPR (ms) ≈ A x CTP (µF)
tWD (ms) ≈ B x CTW (µF) + C x CTP (µF)
However, when —— ≤ about 10,
tWD (ms) ≈ B x CTW (µF)
tWR (ms) ≈ D x CTP (µF)
(Example) When CTP = 0.1 µF and CTW = 0.01 µF,
•MB3793-42 •MB3793-30
tPR ≈ 130 [ms] tPR ≈ 75 [ms]
tWD ≈ 15 [ms] tWD ≈ 16 [ms]
tWR ≈ 10 [ms] tWR ≈ 5.5 [ms]
Values of A, B, C, and D
Model No. A B C D Remark
MB3793-42 1300 1500 3 100
MB3793-30 750 1600 4 55
CTP
CTW
To Top / Lineup / Index
6
MB3793-42/30
■TIMING CHART
1. Basic operation (Positive clock pulse)
RESET
tCKW
tPR
CTW
INH
CK2
CK1
VSL
VSH
VCCL
tWD tPR
tWR
(1) (2) (3)(4) (5) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14)
VL
VH
Vth
VCC
CTP
To Top / Lineup / Index
7
MB3793-42/30
2. Basic operation (Negative clock pulse)
RESET
tCKW
tPR
CTW
CTP
INH
CK2
CK1
VCCVSL
VSH
VCCL
tWD tPR
tWR
(1) (2) (3)(4) (5) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14)
VL
VH
Vth
To Top / Lineup / Index
8
MB3793-42/30
3. Single-clock input monitoring (Positive clock pulse)
RESET
CTW
CTP
CK2
CK1
tWR
VL
VH
Vth
To Top / Lineup / Index
9
MB3793-42/30
4. Inhibition operation (Positive clock pulse)
RESET
tCKW
tPR
CTW
CTP
INH
CK2
CK1
VCC VSL
VSH
VCCL
tWD tPR
tWR
(1) (2) (3)(4) (5) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14)
VL
VH
Vth
To Top / Lineup / Index
10
MB3793-42/30
5. Clock pulse input (Positive clock pulse)
■OPERATION SEQUENCE
The operation sequence is explained by using Timing Chart 1.
The following item numbers correspond to the numbers in Timing Chart 1.
(1) When the power voltage (VCC) reaches about 0.8 V (VCCL), a reset signal is output.
(2) When VCC exceeds the rising-edge detection voltage (VSH), charging of pow er-on reset hold time setting capacitance (CTP) is started.
VSH is about 4.3 V in the MB3793-42 and 3. 07 V in the MB3793-30.
(3) When the voltage at the CTP pin setting the power-on reset hold time exceeds the threshold voltage (Vth), resetting is canceled and
the v oltage at t he RESET pin changes to High le v el to start charging of the watchdog-timer monitoring time setting capacitance (CTW).
Vth is about 3.6 V in the MB3793-42 and 2.4 V in the M B37 93-30.
The power-on reset hold time (tPR) can be calculated by the following equation.
tPR (ms) ≈ A x CTP (µF)
Where, A is about 1300 in the MB3793-42 and 750 in the MB3793-30.
(4) When the voltage at the CTW pin setting the monitoring time reaches High level (VH), CTW swi tches to discharging from charging. VH
is about 1.24 V (reference value) in both the MB3793-42 and MB3793-30.
(5) When clock pulses are input to the CK2 pin during CTW discharging after clock pulses are input to the CK1 pin—positive-edge trigger,
CTW switches to charging.
(6) If cloc k pulse input does not occur at either the CK1 or CK2 clock pins during the watchdog-timer monitoring time (tWD), the CTW v oltage
falls below Low level (VL), a reset signal is output, and the vol tage at the RESET pin changes to Low level. VL is about 0.24 V in both
the MB3793-42 and MB3793-30.
tWD can be calculated from the following equation.
tWD (ms) ≈ B x CTW (µF) + C x CTP (µF)
Where, B is about 1500 in the MB3793-42 and 1600 in the MB3793-30. C is about 3 in the MB3793-42 and 4 in the MB3793-30; it is
much smaller than B.
Hence, when —— ≤ 10, the calculation can be simplified as follows:
tWD (ms) ≈ B x CTW (µF)
CTW
VL
VH
CK1
CK2
b
The MB3793 watchdog timer monitors Clock 1 (CK1) and Clock 2 (CK2) pulses alternately. When a CK2 pulse
is detected after detecting a CK1 pulse, the monitoring time setting capacity (CTW) switches to charging from
discharging.
When two consecutiv e pulses occur on one side of this alternation bef ore swit ching, the second pulse is ignored.
In the above figure, pulses
a
and
b
are ignored.
a
CTP
CTW
To Top / Lineup / Index
11
MB3793-42/30
(7) When the v oltage of the CTP pin e xceeds Vth again as a result of recharging CTP
, resetting is canceled and the watchdog timer restarts
monitoring.
The watchdog timer reset time (tWR) can be calculated by the following equation.
tWR (ms) ≈ D x CTP (µF)
Where, D is about 100 in the MB3793-42 and 55 in the MB3793-30.
(8) When VCC falls below the rising-edg e detection voltage (VSL), the voltage of the CTP pin falls and a reset signal is output, and the
voltage at the RESET pin changes to Low lev el. VSL is about 4.2 V in the MB3793-42 and 3.0 V in the MB3793-30.
(9) When VCC exceeds VSH, CTP begins charging.
(10)When the voltage of the CTP pin exceeds Vth, resetting is canceled and the watchdog timer restarts .
(11)When an inhibition signal is input (INH pin is High lev el), the watchdog timer is halted forcibly.
In this case, VCC monitoring is continued ((8) - (9)) without the watchdog timer.
The watchdog tim er does not function unless this inhibition input is canceled.
(12)When the inhibition input is canceled (INH pin is Low level), the watchdog timer restarts.
(13)When the VCC voltage fall s belo w VSL after power-off, a reset s ignal is output.
Similar operation is also performed for negative clock-pulse input (Timing Char t 2).
Short-circuit the clock pins CK1 and CK2 to monitor a single cloc k. The basic operation is the same but t he clock pulses are m onitored at e very
other pulse (Timing Chart 3).
■ABSOLUTE MAXIMUM RATINGS
*The power v oltage is based on the ground voltage (0 V).
Note: Permanent device damage may occur if the above ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be
restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions
for extended periods may affe ct device reliability.
■RECOMMENDED OPERATING CONDITIONS
Note: These recommended operation conditions guarantee normal logic operation of an LSI circuit. The limits of the AC and DC electrical
characteristics are guaranteed within these recommended conditions.
(Ta = +25°C)
Parameter Symbol LImits Symbo
Power voltage* VCC -0.3 to +7 V
Input voltage
CK1 VCK1
-0.3 to +7 VCK2 VCK2
INH VINH
Reset output voltage
(direct current) RESET IOL
IOH -10 to +10 mA
Allowable loss (Ta ≤ +85°C) PD200 mW
Storage temperature Tstg -55 to +125 °C
Parameter Symbol Limits Unit
Min. Typical Max.
Reset (RESET) output current IOL
IOH -5 - +5 mA
Power-on reset hold time setting capacity CTP 0.001 - 10 µF
Watchdog-timer monitoring time setting capacity CTW 0.001 - 1 µF
Watchdog timer monitoring time tWD 0.1 - 1500 ms
Operating ambient temperature Ta -40 - +85 °C
To Top / Lineup / Index
12
MB3793-42/30
■ELECTRICAL CHARACTERISTICS
1. DC Characteristics
*At clock input pins CK1 and CK2, the pulse input frequency is 1 kHz and the pulse amplitude is 0 V to VCC.
**Inhibition input is at High level.
(VCC = +5 V (MB 3793-42), VCC = +3.3 V (MB3793-30), Ta = +25°C)
Parameter Symbol Test Conditions Limits Unit
Min. Typical Max.
Power current MB3793-42 ICC1 Watchdog timer operation* - 27 50 µA
ICC2 Watchdog timer halt** - 25 45
MB3793-30 ICC1 Watchdog timer operation* - 25 45 µA
ICC2 Watchdog timer halt** - 24 45
Detection voltage
MB3793-42
VSL VCC falling Ta = +25°C 4.10 4.20 4.30 V
Ta = -40 to +85°C 4.05 4.20 4.35
VSH VCC rising Ta = +25°C 4.20 4.30 4.40 V
Ta = -40 to +85°C 4.15 4.30 4.45
MB3793-30
VSL VCC falling Ta = +25°C 2.90 3.00 3.10 V
Ta = -40 to +85°C 2.85 3.00 3.15
VSH VCC rising Ta = +25°C 2.97 3.07 3.17 V
Ta = -40 to +85°C 2.92 3.07 3.22
Detection voltage
hysteresis difference MB3793-42 VSHYS VSH - VSL 50 100 150 mV
MB3793-30 30 70 110 mV
Clock-input threshold voltage VthCH - (1.4) 1.9 (2.5) V
VthCL - (0.8) 1.3 (1.8) V
Clock-input hysteresis VCHYS - (0.4) 0.6 (0.8) V
Inhibition-input thre shold vo lta ge VthIN - 0.8 1.5 2.0 V
Input current CK1
CK2
INH
IIH VCK = VCC -01.0
µA
IIL VCK = 0 V -1.0 0 - µA
Reset output voltage
MB3793-42 VOH IRESET = -5 mA 4.5 4.75 - V
VOL IRESET = +5 mA - 0.12 0.4 V
MB3793-30 VOH IRESET = -3 mA 2.8 3.10 - V
VOL IRESET = +3 mA - 0.12 0.4 V
Reset-output minimum power voltage VCCL IRESET = +50 µA-0.81.2V
To Top / Lineup / Index
13
MB3793-42/30
2. AC Characteristics
*The voltage range is 10% to 90% at testing the reset output transition time.
■WATCHDOG TIMER USE EXAM PLE
1. Monitoring Two Clocks
(VCC = +5 V (MB3793-42), VCC = +3.3 V (MB3793-30), Ta = +25°C)
Parameter Symbol Test Conditions Limits Unit
Min. Typical Max.
Power-on reset hold time MB3793-42 tPR CTP = 0.1 µF80 130 180 ms
MB3793-30 30 75 120 ms
Watchdog timer monitoring time MB3793-42 tWD CTW = 0.01 µF
CTP = 0.1 µF
7.5 15 22.5 ms
MB3793-30 8 16 24 ms
Watchdog timer reset time MB3793-42 tWR CTP = 0.1 µF51015ms
MB3793-42 2.0 5.5 9 ms
Clock (CK1, CK2) input pulse duration tCKW - 500 - - ns
Reset (RESET) output transition
time* Rising tTLH CL = 50pF - - 500 ns
Falling tTHL CL = 50pF - - 500 ns
CTW
CTP
CTP
CTW
VCC
MB3793 CK1
GNDINH
Microprocessor 1
RESET
CK
VCC
GND
RESET
CK
VCC
GND
VCC
(2)
(3)
(5)
(6) (4)
(1)
RESET
(8)
(7)
Microprocessor 2
CK2
To Top / Lineup / Index
14
MB3793-42/30
2. Monitoring Single Clock
3. Watchdog Timer Stopping
CTW
CTP
CTP
CTW
VCC
MB3793
GNDINH
RESET
CK
VCC
GND
VCC
(2)
(3)
(5)
(6) (4)
(1)
RESET
(8)
(7)
Microprocessor
CK2
CK1
RESET
CTW
CTP
CTP
CTW
VCC
MB3793
GND
RESET
CK
VCC
GND
RESET
CK
VCC
GND
VCC
INH
(6)
(2)
(3)
(5)
(1)
(8)
(7)
(4)
HALT HALT
Microprocessor 1 Microprocessor 2
CK2
CK1
To Top / Lineup / Index
15
MB3793-42/30
■REFERENCE CHARACTERISTIC CURVES (FOR MB3793-42)
TYP
500
400
300
200
100
0
Ta
-40°C
+25°C
+85°C
VRESET
98 mV
135 mV
167 mV
RON
19.6 Ω
33.4 Ω
27 Ω
5.0
4.9
4.8
4.7
4.6
4.5
4.4
4.3
4.2
4.1
4.0
MB3793-42
f = 1 kHz
Duty ≈ 10%
VL = 0 V
VH = VCC
VINH VCC
CTW
0.01 µF
CTP
0.1 µF
0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 10
40
35
30
25
20
15
10
-40 -20 0 20 40 60 80 100
4.5
4.4
4.3
4.2
4.1
4.0
Ta = -40 to +85°C
VSH
VSL
VSH (Ta = +25°C)
MAX
TYP
MIN
MAX
MIN
VSL (Ta = +25°C)
Ta = -40 to +85°C
0-1-2-3-4-5-6-7-8-9-10
Ta = -40°C
Ta = +25°C
Ta = +85°C
Ta
-40°C
+25°C
+85°C
VRESET
4.800 V
4.750 V
4.707 V
RON
40 Ω
58.6 Ω
50 Ω
IRESET
-5 mA
012345678910
Ta = -40°C
Ta = +25°C
Ta = +85°C
Power Current - Po wer Voltage Detection Vo ltage - Ambient Temperature
Power current:
ICC (µA)
Detection voltage:
VSH and VSL (V)
Power voltage: VCC (V) Ambient temperature: Ta (°C)
IRESET
5 mA
Reset Output Voltage - Reset Output Current
(P-MOS side)
Reset Output Voltage - Reset Output Current
(N-MOS sid e)
Reset output voltage:
VRESET (V)
Reset output voltage:
VRESET (mV)
Reset output current: IRESET (mA) Reset output current: IRESET (mA)
Watchdog timer monitoring (VINH = 0 V)
Watchdog timer stopping (VINH = VCC)
Reset (VCC < VSH)Inhibited
To Top / Lineup / Index
16
MB3793-42/30
260
240
220
200
180
160
140
120
100
80
60
40
20
0-40-200 20406080100
Ta = +25°C
Ta = +85°C
Ta = -40°C
0 1234567
7
6
5
4
3
2
1
0
Ta = +25°C
MAX
TYP
MIN
-40-200 20406080100
Ta = -40 to +85°C
26
24
22
20
18
16
14
12
10
8
6
4
2
0
MAX
TYP
MIN
Ta = +25°C
-40-200 20406080100
Ta = -40 to +85°C
26
24
22
20
18
16
14
12
10
8
6
4
2
0
MAX
TYP
MIN
Ta = +25°C
Reset Output Voltage - Power Voltage
Power voltage: VCC (V)
Reset output voltage:
VRESET (V)
Reset-on Reset Time - Ambient Temperature
(when VCC rising)
Ambient temperature: Ta (°C)
Power-on reset time:
tPR (ms)
Watchdog timer reset time:
tWR (ms)
Watchdog timer
monitoring time:
tWD (ms)
Ambient temperature: Ta (°C) Ambient temperature: Ta (°C)
Watchdog Timer Reset Time - Ambient Temperature
(when monitoring) Watchd og Timer Monitoring Time - Ambient
Temperature
Pull-up resistance: 100 kΩ
Ta = -40 to +85°C
To Top / Lineup / Index
17
MB3793-42/30
10-5 10-4 10-3 10-2 10-1 110
1
103
102
101
1
10-1
10-4 10-3 10-2 10-1 110
1102
104
103
102
101
1
10-1
10-4 10-3 10-2 10-1 110
1102
103
102
101
1
10-1
10-2
10-5 10-4 10-3 10-2 10-1 110
1
104
103
102
101
1
10-1
Power-on Reset Time - CTP Capacitance
Power-on reset time setting capacitance: CTP (µF)
P o wer-on reset time:
tPR (ms)
Power-on reset time setting capacitance: CTP (µF)
Reset Time - CTP Capacitance
Reset Time:
tWR (ms)
Watchdog-Timer Monitoring Time - CTW Capacitance
(under Ta condition)
Watchdog-timer monitoring time setting capacitance: CTW (µF)
Watchdog-timer
monitoring time:
tWD (ms)
Watchdog-Timer Monitoring Time - CTW Capacitance
Watchdog-timer monitoring time setting capacitance: CTW (µF)
Watchdog-timer
monitoring time:
tWD (ms)
Ta = +25°C
Ta = +85°C
Ta = -40°C
Ta = +25°C
Ta = -40°C
Ta = +85°CTa = +25°C
Ta = -40°C
Ta = +85°C
CTP = 0.1 µF
CTP = 1 µF
CTP = 0.01 µF
To Top / Lineup / Index
18
MB3793-42/30
■PACKAGE DIMENSIONS
8-LEAD PLASTIC DUAL IN-LINE PACKAGE
1991 FUJITSU LIMITED D08006S-2C
.244±.010
(6.20±0.25)
INDEX
.100(2.54)
TYP
.020(0.51)
MIN
.172(4.36)MAX
.118(3.00)MIN
.300(7.62)
TYP
.060 +.012
–0
(1.52 )
+0.30
–0
.010±.002
(0.25±0.05)
.018±.003
(0.46±0.08)
.370 +.016
–.012
(9.40 )
+0.40
–0.30
.039 +.012
– 0
(0.99 )
+0.30
–0
.035 +.014
–.012
(0.89 )
+0.35
–0.30
15°MAX
Dimensions in
inches (millimeters)
To Top / Lineup / Index
19
MB3793-42/30
.154±.012
(3.90±0.30)
Dimensions in
inches (millimeters)
8-LEAD PLASTIC FLAT PACKAGE
(CASE No.: FPT-8P-M02)
1991 FUJITSU LIMITED F08004S-2C
.004(0.10)
Ø.005(0.13) M
.199+.010
–.008
(5.05 )
+0.25
–0.20
.236±.016
(6.00±0.40)
.050(1.27)
TYP
“A”
.017±.004
(0.42±0.10)
.061±.008
(1.55±0.20)
.006±.004
(0.15±0.10)
.197±.012
(5.00±0.30)
.020±.008
(0.50±0.20)
Details of “A” par t
.016(0.40)
.008(0.20)
.007(0.18)
MAX
.026(0.65)
MAX
.150(3.81)
REF
.008±.002
(0.20±0.05)
(MOUNTING HEIGHT)
(STAND OFF HEIGHT)
.016(0.40)
45°
To Top / Lineup / Index
20
MB3793-42/30
FUJITSU LIMITED
For further information please contact:
Japan
FUJITSU LIMITED
Corporate Global Business Support Division
Electroni c Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3753
Fax: (044) 754-3329
North and South America
FUJITSU MICROELECTR ONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045
Europe
FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
Asia Pacific
FUJITSU MICR OELECTRONICS AS IA PTE. LIMITED
No. 51 Bras Basah Road,
Plaza By The Park,
#06-04 to #06-07
Singapor e 189 554
Tel: 336-1600
Fax: 336-1609
F9603
FUJITSU LIMITED Printed in Japan
All Rights Reserved.
Circuit diagrams utilizing Fujitsu products are included as a
means of illustrating typical semiconductor applications. Com-
plete information sufficient for construction purposes is not nec-
essarily given.
The in formatio n cont ained in this doc ument ha s been c arefully
checked and is believed to be reliable. However, Fujitsu as-
sumes no responsibility for inaccuracies.
The information contained in this document does not convey any
license under the copyrights, patent rights or trademarks claimed
and owne d by Fujit su.
Fujitsu reserves the right to change products or specifications
without notic e .
No part of this publication may be copied or reproduced in any
form or by any means, or transferred to any third party without
prior written consent of Fujitsu.
The inform ation containe d in this do cume nt are no t intend ed for
use with equipments which require extremely high reliability
such as ae rosp ace equi pments , un dersea re pea ter s, nu clear con-
trol systems or medical equipments for life support.
To Top / Lineup / Index
