

LM98722

*LM98722 3 Channel, 16-Bit, 45 MSPS Analog Front End with LVDS/CMOS Output,
Integrated CCD/CIS Sensor Timing Generator and Spread Spectrum Clock
Generation*



Literature Number: SNAS487

LM98722

3 Channel, 16-Bit, 45 MSPS Analog Front End with LVDS/CMOS Output, Integrated CCD/CIS Sensor Timing Generator and Spread Spectrum Clock Generation

General Description

The LM98722 is a fully integrated, high performance 16-Bit, 45 MSPS signal processing solution for digital color copiers, scanners, and other image processing applications. High-speed signal throughput is achieved with an innovative architecture utilizing Correlated Double Sampling (CDS), typically employed with CCD arrays, or Sample and Hold (S/H) inputs (for higher speed CCD or CMOS image sensors). The signal paths utilize 8 bit Programmable Gain Amplifiers (PGA), a +/-9-Bit offset correction DAC and independently controlled Digital Black Level correction loops for each input. The PGA and offset DAC are programmed independently allowing unique values of gain and offset for each of the three analog inputs. The signals are then routed to a 45MHz high performance analog-to-digital converter (ADC). The fully differential processing channel shows exceptional noise immunity, having a very low noise floor of -74dB. The 16-bit ADC has excellent dynamic performance making the LM98722 transparent in the image reproduction chain.

A very flexible integrated Spread Spectrum Clock Generation (SSCG) modulator is included to assist with EM compliance and reduce system costs.

Applications

- Multi-Function Peripherals
- High-speed Currency/Check Scanners
- Flatbed or Handheld Color Scanners
- High-speed Document Scanners


Features

- LVDS/CMOS Outputs
- LVDS/CMOS/Crystal Clock Source with PLL Multiplication
- Integrated Flexible Spread Spectrum Clock Generation
- CDS or S/H Processing for CCD or CIS sensors
- Independent Gain/Offset Correction for Each Channel
- Automatic per-Channel Gain and Offset Calibration
- Programmable Input Clamp Voltage
- Flexible CCD/CIS Sensor Timing Generator

Key Specifications

- | | |
|--------------------------|------------------------------------|
| ■ Maximum Input Level | 1.2 or 2.4 Volt Modes |
| ■ | (both with + or - polarity option) |
| ■ ADC Resolution | 16-Bit |
| ■ ADC Sampling Rate | 45 MSPS |
| ■ INL | +18/-25 LSB (typ) |
| ■ Channel Sampling Rate | 22.5/22.5/15 MSPS |
| ■ PGA Gain Steps | 256 Steps |
| ■ PGA Gain Range | 0.64 to 8.3x |
| ■ Analog DAC Resolution | +/-9 Bits |
| ■ Analog DAC Range | +/-307mV or +/-614mV |
| ■ Digital DAC Resolution | +/-6 Bits |
| ■ Digital DAC Range | -2048 LSB to + 2016 LSB |
| ■ SNR | -74dB (@0dB PGA Gain) |
| ■ Power Dissipation | 630mW (LVDS) |
| ■ Operating Temp | 0 to 70°C |
| ■ Supply Voltage | 3.3V Nominal (3.0V to 3.6V range) |

System Block Diagram



LM98722 Overall Chip Block Diagram





FIGURE 1. Chip Block Diagram

30099501

LM98722 Pin Out Diagram



30099502

FIGURE 2. LM98722 Pin Out Diagram

Typical Application Diagram




FIGURE 3. Typical Application Diagram

30099573

Pin Descriptions

| Pin | Name | I/O | Typ | Res | Description | |
|-----|-------------------|-----|-----|-----|---|----------------|
| 1 | PHIC2 | O | D | PU | Configurable high speed sensor timing output. | |
| 2 | PHIC1 | O | D | PD | Configurable high speed sensor timing output. | |
| 3 | SH1 | O | D | PU | Configurable low speed sensor timing output. | |
| 4 | CE | I | D | | Chip Serial Interface Address Setting Input | |
| | | | | | CE Level | Address |
| | | | | | V _D | 01 |
| | | | | | Float | 10 |
| | DGND | 00 | | | | |
| 5 | CAL | I | D | PD | Initiate calibration sequence. Leave unconnected or tie to DGND if unused. | |
| 6 | RESET | I | D | PU | Active-low master reset. NC when function not being used. | |
| 7 | SH_R | I | D | PD | External request for an SH interval. | |
| 8 | SDI | I | D | PD | Serial Interface Data Input. | |
| 9 | SDO | O | D | | Serial Interface Data Output. | |
| 10 | SCLK | I | D | PD | Serial Interface shift register clock. | |
| 11 | SEN | I | D | PU | Active-low chip enable for the Serial Interface. | |
| 12 | V _A | | P | | Analog power supply. Bypass voltage source with 4.7μF and pin with 0.1μF to AGND. | |
| 13 | AGND | | P | | Analog ground return. | |
| 14 | V _A | | P | | Analog power supply. Bypass voltage source with 4.7μF and pin with 0.1μF to AGND. | |
| 15 | VREFB | O | A | | Bottom of ADC reference. Bypass with a 0.1μF capacitor to ground. | |
| 16 | VREFT | O | A | | Top of ADC reference. Bypass with a 0.1μF capacitor to ground. | |
| 17 | V _A | | P | | Analog power supply. Bypass voltage source with 4.7μF and pin with 0.1μF to AGND. | |
| 18 | AGND | | P | | Analog ground return. | |
| 19 | VCLP | IO | A | | Input Clamp Voltage. Normally bypassed with a 0.1μF, and a 4.7μF capacitor to AGND. An external reference voltage may be applied to this pin. | |
| 20 | V _A | | P | | Analog power supply. Bypass voltage source with 4.7μF and pin with 0.1μF to AGND. | |
| 21 | IBIAS | O | A | | Bias setting pin. Connect a 9.0 kOhm 1% resistor to AGND. | |
| 22 | AGND | | P | | Analog ground return. | |
| 23 | OS _R | I | A | | Analog input signal. Typically sensor Red output AC-coupled thru a capacitor. | |
| 24 | AGND | | P | | Analog ground return. | |
| 25 | OS _G | I | A | | Analog input signal. Typically sensor Green output AC-coupled thru a capacitor. | |
| 26 | AGND | | P | | Analog ground return. | |
| 27 | OS _B | I | A | | Analog input signal. Typically sensor Blue output AC-coupled thru a capacitor. | |
| 28 | CPOFIL2 | | A | | Charge Pump Filter Capacitor. Bypass this supply pin with a 0.1μF capacitor to CPOFIL1. | |
| 29 | DGND | | P | | Digital ground return. | |
| 30 | CPOFIL1 | | A | | Charge Pump Filter Capacitor. Bypass this supply pin with a 0.1μF capacitor to CPOFIL2. | |
| 31 | DVB | O | D | | Digital Core Voltage bypass. Not an input. Bypass with 0.1μF capacitor to DGND. | |
| 32 | INCLK+ | I | D | | Clock Input. Non-Inverting input for LVDS clocks or CMOS clock input. CMOS clock is selected when pin 29 is held at DGND, otherwise clock is configured for LVDS operation. | |
| 33 | INCLK- | I | D | | Clock Input. Inverting input for LVDS clocks, connect to DGND for CMOS clock. | |
| 34 | DOUT7/ TXCLK+ | O | D | | Bit 7 of the digital video output bus in CMOS Mode, LVDS Frame Clock+ in LVDS Mode. | |
| 35 | DOUT6/ TXCLK- | O | D | | Bit 6 of the digital video output bus in CMOS Mode, LVDS Frame Clock- in LVDS Mode. | |
| 36 | DOUT5/ TXOUT2+ | O | D | | Bit 5 of the digital video output bus in CMOS Mode, LVDS Data Out2+ in LVDS Mode. | |

| Pin | Name | I/O | Typ | Res | Description |
|-----|-------------------|-----|-----|-----|--|
| 37 | DOUT4/ TXOUT2- | O | D | | Bit 4 of the digital video output bus in CMOS Mode, LVDS Data Out2- in LVDS Mode. |
| 38 | DOUT3/ TXOUT1+ | O | D | | Bit 3 of the digital video output bus in CMOS Mode, LVDS Data Out1+ in LVDS Mode. |
| 39 | DOUT2/ TXOUT1- | O | D | | Bit 2 of the digital video output bus in CMOS Mode, LVDS Data Out1- in LVDS Mode. |
| 40 | DOUT1/ TXOUT0+ | O | D | | Bit 1 of the digital video output bus in CMOS Mode, LVDS Data Out0+ in LVDS Mode. |
| 41 | DOUT0/ TXOUT0- | O | D | | Bit 0 of the digital video output bus in CMOS Mode, LVDS Data Out0- in LVDS Mode. |
| 42 | DGND | O | D | PD | Configurable sensor control output. |
| 43 | V _D | | P | | Power supply for the digital circuits. Bypass this supply pin with 0.1µF capacitor. A single 4.7µF capacitor should be used between the supply and the VD, VR and VC pins. |
| 44 | V _C | | P | | Power supply for the sensor control outputs. Bypass this supply pin with 0.1µF capacitor. |
| 45 | CLKOUT/SH2 | O | D | | Output clock for registering output data when using CMOS outputs, or a configurable low speed sensor timing output. |
| 46 | SH3 | O | D | | Configurable low speed sensor timing output. |
| 47 | RS | O | D | | Configurable high speed sensor timing output. |
| 48 | CP | O | D | | Configurable high speed sensor timing output. |
| 49 | PHIA1 | O | D | | Configurable high speed sensor timing output. |
| 50 | PHIA2 | O | D | | Configurable high speed sensor timing output. |
| 51 | DGND | | P | | Digital ground return. |
| 52 | V _C | | P | | Power supply for the sensor control outputs. Bypass this supply pin with 0.1µF capacitor. |
| 53 | PHIB1 | O | D | | Configurable high speed sensor timing output. |
| 54 | PHIB2 | O | D | | Configurable high speed sensor timing output. |
| 55 | SH4 | O | D | | Configurable low speed sensor timing output. |
| 56 | SH5 | O | D | | Configurable low speed sensor timing output. |

(I=Input), (O=Output), (IO=Bi-directional), (P=Power), (D=Digital), (A=Analog), (PU=Pull Up with an internal resistor), (PD=Pull Down with an internal resistor.).

Absolute Maximum Ratings *(Note 1, Note 2)*

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| | |
|--|-------------------------|
| Supply Voltage (VA,VR,VD,VC) | 4.2V |
| Voltage on Any Input Pin (Not to exceed 4.2V) | -0.3V to (VA + 0.3V) |
| Voltage on Any Output Pin (except DVB and not to exceed 4.2V) | -0.3V to (VA + 0.3V) |
| DVB Output Pin Voltage | 2.0V |
| Input Current at any pin other than Supply Pins <i>(Note 3)</i> | ±25 mA |
| Package Input Current (except Supply Pins) <i>(Note 3)</i> | ±50 mA |
| Maximum Junction Temperature (TA) | 150°C |

| | |
|--|-----------------|
| Thermal Resistance (θ_{JA}) | <66°C/W |
| Package Dissipation at $T_A = 25^\circ\text{C}$ <i>(Note 4)</i> | >1.89W |
| ESD Rating <i>(Note 5)</i> | |
| Human Body Model | 2500V |
| Machine Model | 250V |
| Storage Temperature | -65°C to +150°C |
| <i>Soldering process must comply with National Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. <i>(Note 6)</i></i> | |

Operating Ratings *(Note 1, Note 2)*

| | |
|-----------------------------|---------------------|
| Operating Temperature Range | 0°C ≤ T_A ≤ +70°C |
| All Supply Voltage | +3.0V to +3.6V |

Electrical Characteristics

The following specifications apply for VA = VD = VC = 3.3V, $C_L = 10\text{pF}$, and $f_{\text{INCLK}} = 15\text{MHz}$ unless otherwise specified. **Boldface limits apply for $T_A = T_{\text{MIN}}$ to T_{MAX}** ; all other limits $T_A = 25^\circ\text{C}$.

| Symbol | Parameter | Conditions | Min <i>(Note 9)</i> | Typ <i>(Note 8)</i> | Max <i>(Note 9)</i> | Units |
|---|-------------------------------|--|------------------------|------------------------|------------------------|--------------------------------------|
| CMOS Digital Input DC Specifications (RESETb, SH_R, SCLK, SENb) | | | | | | |
| V_{IH} | Logical "1" Input Voltage | | 2.0 | | | V |
| V_{IL} | Logical "0" Input Voltage | | | | 0.8 | V |
| V_{IHYST} | Logic Input Hysteresis | | | 0.6 | | |
| I_{IH} | Logical "1" Input Current | $V_{IH} = V_D$ $\overline{\text{RESET}}, \overline{\text{SEN}}$ SH_R, SCLK, SDI, CAL CE | | 100 65 30 | | nA μA nA |
| I_{IL} | Logical "0" Input Current | $V_{IL} = \text{DGND}$ $\overline{\text{RESET}}, \overline{\text{SEN}}$ SH_R, SCLK, SDI, CAL CE | | -65 -100 -30 | | μA nA μA |
| CMOS Digital Output DC Specifications (SH1 to SH5, RS, CP, PHIA, PHIB, PHIC) | | | | | | |
| V_{OH} | Logical "1" Output Voltage | $I_{OUT} = -0.5\text{mA}$ | 3.0 | | | V |
| V_{OL} | Logical "0" Output Voltage | $I_{OUT} = 1.6\text{mA}$ | | | 0.21 | V |
| I_{OS} | Output Short Circuit Current | $V_{OUT} = \text{DGND}$ $V_{OUT} = V_D$ | | 18 -25 | | mA |
| I_{OZ} | CMOS Output TRI-STATE Current | $V_{OUT} = \text{DGND}$ $V_{OUT} = V_D$ | | 20 -25 | | nA |
| CMOS Digital Output DC Specifications (CMOS Data Outputs) | | | | | | |
| V_{OH} | Logical "1" Output Voltage | $I_{OUT} = -0.5\text{mA}$ | | 2.3 | | V |
| V_{OL} | Logical "0" Output Voltage | $I_{OUT} = 1.6\text{mA}$ | | 0.12 | | V |
| I_{OS} | Output Short Circuit Current | $V_{OUT} = \text{DGND}$ $V_{OUT} = V_D$ | | 12 -14 | | mA |
| I_{OZ} | CMOS Output TRI-STATE Current | $V_{OUT} = \text{DGND}$ $V_{OUT} = V_D$ | | 20 -25 | | nA |

| Symbol | Parameter | Conditions | Min (Note 9) | Typ (Note 8) | Max (Note 9) | Units |
|--|--|--|-----------------|-----------------|-----------------|---------|
| LVDS/CMOS Clock Receiver DC Specifications (INCLK+ and INCLK- Pins) | | | | | | |
| V_{IHL} | Differential LVDS Clock High Threshold Voltage | $R_L = 100\Omega$ V_{CM} (LVDS Input Common Mode Voltage) = 1.25V | | | 200 | mV |
| V_{ILL} | Differential LVDS Clock Low Threshold Voltage | | -200 | | | mV |
| V_{IHC} | CMOS Clock High Threshold Voltage | INCLK- = DGND | 2.0 | | | V |
| V_{ILC} | CMOS Clock Low Threshold Voltage | | | | 0.8 | V |
| I_{IHL} | CMOS Clock Input High Current | | | 230 | 260 | μ A |
| I_{ILC} | CMOS Clock Input Low Current | | -135 | -120 | | μ A |
| LVDS Output DC Specifications | | | | | | |
| V_{OD} | Differential Output Voltage | $R_L = 100\Omega$ | 280 | 390 | 490 | mV |
| V_{OS} | LVDS Output Offset Voltage | | 1.08 | 1.20 | 1.33 | V |
| I_{OS} | Output Short Circuit Current | $V_{OUT} = 0V, R_L = 100\Omega$ | | 8.5 | | mA |
| Power Supply Specifications | | | | | | |
| IA | VA Analog Supply Current | LVDS Output Data Format | | 139 | 162 | mA |
| | | LVDS Output Data Format (Powerdown) | | 3.1 | 4.5 | mA |
| | | CMOS Output Data Format (40 MHz) | | 137 | 161 | mA |
| ID | VD Digital Output Driver Supply Current | LVDS Output Data Format | | 50 | 65 | mA |
| | | LVDS Output Data Format (Powerdown) | | 5.5 | 8 | mA |
| | | CMOS Output Data Format (ATE Loading of CMOS Outputs > 50 pF) (40 MHz) | | 48 | 62 | mA |
| IC | VC CCD Timing Generator Output Driver Supply Current | Typical sensor outputs: SH1-SH5, PHIA, PHIB, PHIC, RS, CP (ATE Loading of CMOS Outputs > 50pF) | | 1 | 4 | mA |
| PWR | Average Power Dissipation | LVDS Output Data Format | | 630 | 736 | mW |
| | | LVDS Output Data Format (Powerdown) | | 28 | 32 | mW |
| | | CMOS Output Data Format (ATE Loading of CMOS Outputs > 50pF) (40 MHz) | | 600 | 740 | mW |
| Input Sampling Circuit Specifications | | | | | | |
| V_{IN} | Input Voltage Level | CDS Gain=1x, PGA Gain=1x CDS Gain=2x, PGA Gain= 1x | | 2.3 1.22 | | Vp-p |

| Symbol | Parameter | Conditions | Min (Note 9) | Typ (Note 8) | Max (Note 9) | Units |
|--|---|--|--------------------------------|-----------------|------------------|-------------|
| I_{IN_SH} | Sample and Hold Mode Input Leakage Current | Source Followers Off CDS Gain = 1x $OS_x = VA$ ($OS_x = AGND$) | (-103) | 19 (-95) | 25 | μA |
| | | Source Followers Off CDS Gain = 2x $OS_x = VA$ ($OS_x = AGND$) | (-152) | 33 (-141) | 50 | μA |
| | | Source Followers On CDS Gain = 2x $OS_x = VA$ ($OS_x = AGND$) | (-250) | 20 (-50) | 250 | nA |
| C_{SH} | Sample/Hold Mode Equivalent Input Capacitance | CDS Gain = 1x | | 2.5 | | pF |
| | | CDS Gain = 2x | | 4 | | pF |
| I_{IN_CDS} | CDS Mode Input Leakage Current | Source Followers Off $OS_x = VA$ ($OS_x = AGND$) | (-250) | 10 (-50) | 250 | nA |
| R_{CLPIN} | CLPIN Switch Resistance (OS_x to VCLP Node) | | | 16 | 55 | Ω |
| VCLP Reference Circuit Specifications | | | | | | |
| V_{VCLP} | VCLP Voltage 000 | VCLP Voltage Setting = 000 | | 0.85VA | | V |
| | VCLP Voltage 001 | VCLP Voltage Setting = 001 | | 0.9VA | | V |
| | VCLP Voltage 010 | VCLP Voltage Setting = 010 | | 0.95VA | | V |
| | VCLP Voltage 011 | VCLP Voltage Setting = 011 | | 0.6VA | | V |
| | VCLP Voltage 100 | VCLP Voltage Setting = 100 | | 0.55VA | | V |
| | VCLP Voltage 101 | VCLP Voltage Setting = 101 | | 0.4VA | | V |
| | VCLP Voltage 110 | VCLP Voltage Setting = 110 | | 0.35VA | | V |
| | VCLP Voltage 111 | VCLP Voltage Setting = 111 | | 0.15VA | | V |
| I_{SC} | VCLP DAC Short Circuit Output Current | 0001 xxxxb VCLP Config. Register = | | 30 | | mA |
| Black Level Offset DAC Specifications | | | | | | |
| | Resolution | | | 10 | | Bits |
| | Monotonicity | | Guaranteed by characterization | | | |
| | Offset Adjustment Range Referred to AFE Input | CDS Gain = 1x Minimum DAC Code = 0x000 Maximum DAC Code = 0x3FF | | -614 614 | | mV |
| | | CDS Gain = 2x Minimum DAC Code = 0x000 Maximum DAC Code = 0x3FF | | -307 307 | | mV |
| | Offset Adjustment Range Referred to AFE Output | Minimum DAC Code = 0x000 Maximum DAC Code = 0x3FF | -17500 +16130 | | -16130 +17500 | LSB |
| | DAC LSB Step Size | CDS Gain = 1x Referred to AFE Output | | 1.2 (32) | | mV (LSB) |
| DNL | Differential Non-Linearity | | -0.85 | +0.74/ -0.37 | +2.4 | LSB |
| INL | Integral Non-Linearity | | -2.5 | +0.72/ -0.56 | +2.5 | LSB |
| PGA Specifications | | | | | | |
| | Gain Resolution | | | 8 | | Bits |
| | Monotonicity | | Guaranteed by characterization | | | |
| | Maximum Gain | CDS Gain = 1x | 7.7 | 8.3 | 8.8 | V/V |
| | | CDS Gain = 1x | 17.7 | 18.4 | 18.9 | dB |

| Symbol | Parameter | Conditions | Min (Note 9) | Typ (Note 8) | Max (Note 9) | Units |
|--|---|--|-----------------|---------------------|-----------------|---------|
| | Minimum Gain | CDS Gain = 1x | 0.58 | 0.64 | 0.70 | V/V |
| | | CDS Gain = 1x | -4.7 | -4.2 | -3.5 | dB |
| | PGA Function | Gain (V/V) = (180/(277-PGA Code)) Gain (dB) = 20LOG10(180/(277-PGA Code)) | | | | |
| | Channel Matching | Minimum PGA Gain | | 3 | | % |
| | | Maximum PGA Gain | | 12.7 | | |
| ADC Specifications | | | | | | |
| V _{REFT} | Top of Reference | | | 2.07 | | V |
| V _{REFB} | Bottom of Reference | | | 0.89 | | V |
| V _{REFT} - V _{REFB} | Differential Reference Voltage | | 1.06 | 1.18 | 1.30 | V |
| | Ovrange Output Code | | | 65535 | | |
| | Underrange Output Code | | | 0 | | |
| Digital Offset "DAC" Specifications | | | | | | |
| | Resolution | | | 7 | | Bits |
| | Digital Offset DAC LSB Step Size | Referred to AFE Output | | 32 | | LSB |
| | Offset Adjustment Range Referred to AFE Output | Min DAC Code =7b0000000 Mid DAC Code =7b1000000 Max DAC Code = 7b1111111 | | -2048 0 +2016 | | LSB |
| Full Channel Performance Specifications | | | | | | |
| DNL | Differential Non-Linearity | (Note 10) | -0.999 | +0.8/-0.7 | 2.5 | LSB |
| INL | Integral Non-Linearity | (Note 10) | -75 | +18/-25 | 75 | LSB |
| SNR | Total Output Noise | Minimum PGA Gain (Note 10) | | -76 | | dB |
| | | | | 10 | 26 | LSB RMS |
| | | Maximum PGA Gain (Note 10) | | -56 | | dB |
| | Channel to Channel Crosstalk | Mode 3 | | 26 | | LSB |
| | | Mode 2 | | 17 | | |

AC Timing Specifications

The following specifications apply for $V_A = V_D = V_C = 3.3V$, $C_L = 10pF$, and $f_{INCLK} = 15MHz$ unless otherwise specified. **Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX}** ; all other limits $T_A = 25^\circ C$.

| Symbol | Parameter | Conditions | Min (<i>Note 9</i>) | Typ (<i>Note 8</i>) | Max (<i>Note 9</i>) | Units |
|---|---|---|--------------------------|--------------------------|---|-----------|
| Input Clock Timing Specifications | | | | | | |
| f_{INCLK} | Input Clock Frequency | INCLK = PIXCLK (Pixel Rate Clock) | 0.66 1 1 | | 15 (Mode 3) 22.5 (Mode 2) 22.5 (Mode 1) | MHz |
| | | INCLK = ADCCLK (ADC Rate Clock) | 2 | | 45 (Mode 3) 45 (Mode 2) 22.5 (Mode 1) | MHz |
| T_{dc} | Input Clock Duty Cycle | | 40/60 | 50/50 | 60/40 | % |
| Full Channel Latency Specifications | | | | | | |
| t_{LAT3} | 3 Channel Mode Pipeline Delay | PIXPHASE0 | | 24 | | T_{ADC} |
| | | PIXPHASE1 | | 23 1/2 | | |
| | | PIXPHASE2 | | 23 | | |
| | | PIXPHASE3 | | 22 1/2 | | |
| t_{LAT2} | 2 Channel Mode Pipeline Delay | PIXPHASE0 | | 21 | | T_{ADC} |
| | | PIXPHASE1 | | 20 1/2 | | |
| | | PIXPHASE2 | | 20 | | |
| | | PIXPHASE3 | | 19 1/2 | | |
| t_{LAT1} | 1 Channel Mode Pipeline Delay | PIXPHASE0 | | 19 | | T_{ADC} |
| | | PIXPHASE1 | | 18 1/2 | | |
| | | PIXPHASE2 | | 18 | | |
| | | PIXPHASE3 | | 17 1/2 | | |
| SH_R Timing Specifications | | | | | | |
| t_{SHR_S} | SH_R Setup Time | | | 2 | | ns |
| t_{SHR_H} | SH_R Hold Time | | | 2 | | ns |
| LVDS Output Timing Specifications | | | | | | |
| TX_{pp0} | TXCLK to Pulse Position 0 | LVDS Output Specifications not tested in production. Min/Max guaranteed by design, characterization and statistical analysis. | -0.46 | 0 | 0.46 | ns |
| TX_{pp1} | TXCLK to Pulse Position 1 | | 2.71 | 3.17 | 3.63 | ns |
| TX_{pp2} | TXCLK to Pulse Position 2 | | 5.89 | 6.35 | 6.81 | ns |
| TX_{pp3} | TXCLK to Pulse Position 3 | | 9.06 | 9.52 | 9.98 | ns |
| TX_{pp4} | TXCLK to Pulse Position 4 | | 12.24 | 12.70 | 13.16 | ns |
| TX_{pp5} | TXCLK to Pulse Position 5 | | 15.41 | 15.87 | 16.33 | ns |
| TX_{pp6} | TXCLK to Pulse Position 6 | | 18.59 | 19.05 | 19.51 | ns |
| CMOS Output Timing Specifications | | | | | | |
| t_{CRDO} | CLKOUT Rising Edge to CMOS Output Data Transition | $f_{INCLK} = 40MHz$ INCLK = ADCCLK (ADC Rate Clock) | 2 | 6 | 9 | ns |
| Serial Interface Timing Specifications | | | | | | |

| Symbol | Parameter | Conditions | Min (Note 9) | Typ (Note 8) | Max (Note 9) | Units |
|-------------|---|---|-----------------|-----------------|-----------------|-------------|
| f_{SCLK} | Input Clock Frequency | $f_{SCLK} \leq f_{INCLK}$ INCLK = PIXCLK (Pixel Rate Clock) Mode 3/2/1 | | | 15/22.5/22.5 | MHz |
| | | $f_{SCLK} \leq f_{INCLK}$ INCLK = ADCCLK (ADC Rate Clock) Mode 3/2/1 | | | 45/45/22.5 | MHz |
| | SCLK Duty Cycle | | | 50/50 | | ns |
| t_{IH} | Input Hold Time | | 1.5 | | | ns |
| t_{IS} | Input Setup Time | | 2.5 | | | ns |
| t_{SENSC} | SCLK Start Time After SEN Low | | 1.5 | | | ns |
| t_{SCSEN} | \overline{SEN} High after last SCLK Rising Edge | | 2.5 | | | ns |
| t_{SENV} | \overline{SEN} Pulse Width | INCLK present | 6 | | | T_{INCLK} |
| | | INCLK stopped (Note 11, Note 12) | 50 | | | ns |
| t_{OD} | Output Delay Time | | | 11 | 14 | ns |
| t_{HZ} | Data Output to High Z | | | | 0.5 | T_{SCLK} |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the Operating Ratings is not recommended.

Note 2: All voltages are measured with respect to AGND = DGND = 0V, unless otherwise specified.


Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supplies ($V_{IN} < GND$ or $V_{IN} > V_A$ or V_D), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can simultaneously safely exceed the power supplies with an input current of 25 mA to two.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 k Ω resistor. Machine model is 220 pF discharged through 0 Ω .

Note 6: Reflow temperature profiles are different for lead-free and non-lead-free packages.

Note 7: The analog inputs are protected as shown below. Input voltage magnitudes beyond the supply rails will not damage the device, provided the current is limited per note 3. However, input errors will be generated if the input goes above V_A and below AGND.



30099571

Note 8: Typical figures are at $T_A = 25^\circ\text{C}$, and represent most likely parametric norms at the time of product characterization. The typical specifications are not guaranteed.


Note 9: Test limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 10: This parameter guaranteed by design and characterization.

Note 11: If the input INCLK is divided down to a lower internal clock rate via the PLL, the parameter t_{SENV} will be increased by the same factor.

Note 12: When the Spread Spectrum Clock Generation feature is enabled, t_{SENV} should be increased by 1.

Physical Dimensions inches (millimeters) unless otherwise noted



56-Lead TSSOP
NS Package Number MTD56

MTD56 (Rev D)

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

| Products | | Design Support | |
|--------------------------------|--|------------------------------|--|
| Amplifiers | www.national.com/amplifiers | WEBENCH® Tools | www.national.com/webench |
| Audio | www.national.com/audio | App Notes | www.national.com/appnotes |
| Clock and Timing | www.national.com/timing | Reference Designs | www.national.com/refdesigns |
| Data Converters | www.national.com/adc | Samples | www.national.com/samples |
| Interface | www.national.com/interface | Eval Boards | www.national.com/evalboards |
| LVDS | www.national.com/lvds | Packaging | www.national.com/packaging |
| Power Management | www.national.com/power | Green Compliance | www.national.com/quality/green |
| Switching Regulators | www.national.com/switchers | Distributors | www.national.com/contacts |
| LDOs | www.national.com/ldo | Quality and Reliability | www.national.com/quality |
| LED Lighting | www.national.com/led | Feedback/Support | www.national.com/feedback |
| Voltage Reference | www.national.com/vref | Design Made Easy | www.national.com/easy |
| PowerWise® Solutions | www.national.com/powerwise | Solutions | www.national.com/solutions |
| Serial Digital Interface (SDI) | www.national.com/sdi | Mil/Aero | www.national.com/milaero |
| Temperature Sensors | www.national.com/tempensors | SolarMagic™ | www.national.com/solarmagic |
| Wireless (PLL/VCO) | www.national.com/wireless | PowerWise® Design University | www.national.com/training |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center
Email: support@nsc.com
Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center
Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center
Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center
Email: jpn.feedback@nsc.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

| | |
|------------------------|--|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Mobile Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| | |
|-------------------------------|--|
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Transportation and Automotive | www.ti.com/automotive |
| Video and Imaging | www.ti.com/video |

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated