3
LMZ34002
www.ti.com
SNVS989C –JULY 2013–REVISED APRIL 2018
Product Folder Links: LMZ34002
Submit Documentation FeedbackCopyright © 2013–2018, Texas Instruments Incorporated
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics (SPRA953)
application report.
(2) The junction-to-ambient thermal resistance, θJA, applies to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz.
copper and natural convection cooling. Additional airflow reduces θJA.
(3) The junction-to-top characterization parameter, ψJT, estimates the junction temperature, TJ, of a device in a real system, using a
procedure described in JESD51-2A (sections 6 and 7). TJ=ψJT * Pdis + TT; where Pdis is the power dissipated in the device and TTis
the temperature of the top of the device.
(4) The junction-to-board characterization parameter, ψJB, estimates the junction temperature, TJ, of a device in a real system, using a
procedure described in JESD51-2A (sections 6 and 7). TJ=ψJB * Pdis + TB; where Pdis is the power dissipated in the device and TBis
the temperature of the board 1mm from the device.
4.3 Thermal Information
THERMAL METRIC(1) LMZ34002
UNITRKG
41 PINS
θJA Junction-to-ambient thermal resistance(2) 14 °C/W
ψJT Junction-to-top characterization parameter(3) 3.3 °C/W
ψJB Junction-to-board characterization parameter(4) 6.8 °C/W
4.4 Package Specifications LMZ34002 UNIT
Weight 0.9 grams
Flammability Meets UL 94 V-O
MTBF Calculated reliability Per Bellcore TR-332, 50% stress, TA= 40°C, ground benign 31.7 MHrs
(1) This device can regulate VOUT down to 0 A, however the ripple may increase due to pulse-skipping at light loads. See Light-Load
Behavior for more information. See No-Load Operation when operating at 0 A.
(2) The maximum current is dependant on VIN and VOUT, see Figure 33.
(3) The sum of VIN + |VOUT| must not exceed 50 V.
(4) The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal
adjustment resistor. The overall output voltage tolerance will be affected by the tolerance of the external RSET resistor.
(5) This product is not designed to endure a sustained (> 5 sec) over-current condition.
4.5 Electrical Characteristics
-40°C ≤TA≤+85°C, VIN = 12 V, VOUT = –5 V, IOUT = 2 A
CIN = 2 × 2.2 µF ceramic, COUT = 2 × 47 µF ceramic (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
IOUT Output current Over input voltage and output voltage range 0(1) 2(2) A
VIN Input voltage range Over output current range 4.5 40(3) V
UVLO VIN Undervoltage lockout Rising only, RUVLO1 = 174 kΩ, RUVLO2 = 63.4 kΩ4.5 V
VOUT(adj) Output voltage adjust range Over output current range –3 –17(3) V
VOUT
Set-point voltage tolerance TA= 25°C, IOUT = 100 mA 2.0% (4)
Temperature variation –40°C ≤TA≤+85°C ±0.5% ±1%
Line regulation Over input voltage range ±0.1%
Load regulation From 100 mA to IOUT(max) ±0.4%
Total output voltage variation Includes set-point, line, load, and temperature variation 3% (4)
ηEfficiency
VIN = 24 V
VOUT = –12 V, IOUT = 1.0 A 85%
VOUT = –5.0 V, IOUT = 1.0 A 81%
VOUT = –3.3 V, IOUT = 1.0 A 77%
VIN = 12 V VOUT = –12 V, IOUT = 0.6 A 86%
VOUT = –5.0 V, IOUT = 1.0 A 81%
VOUT = –3.3 V, IOUT = 1.0 A 78%
Output voltage ripple 20 MHz bandwith, 100 mA ≤IOUT ≤IOUT(max) 1% VOUT
ILIM Current limit threshold 3 (5) A
Transient response 1.0 A/µs load step from 25 to 75%
IOUT(max)
Recovery time 500 µs
VOUT over/undershoot 80 mV