Document No. DOC-13214-3 │w ww.psemi.com
Page 1 of 14
©2012-2013 Peregrine Semiconductor Corp. All rights reserved.
RF1 RF2
RFC
CMOS
Control
Driver
ESD ESD
ESD
CTRL CTRL or V
DD
The PE42359 UltraCMOS® RF switch is designed to
cover a broad range of applications from 10 MHz through
3 GHz. This reflective switch integrates on-board CMOS
control logic with a low voltage CMOS-compatible control
interface, and can be controlled using either single-pin or
complementary control inputs. Using a nominal +3-volt
power supply voltage, a typical input 1 dB compression
point of +33.5 dBm can be achieved. PE42359 also
meets the quality and performance standards for
automotive applications and has received AEC-Q100
Grade 2 certification.
The PE42359 is manufactured on Peregrine’s
UltraCMOS® process, a patented variation of silicon-on-
insulator (SOI) technology on a sapphire substrate,
offering the performance of GaAs with the economy and
integration of conventional CMOS.
Product Specification
SPDT UltraCMOS® RF Switch
10 MHz – 3 GHz
Product Description
Figure 1. Functional Diagram
PE42359
Features
AEC-Q100 Grade 2 certified
Supports operating temperature up to
+105°C
Single-pin or complementary CMOS
logic control inputs
Low insertion loss
0.35 dB @ 1000 MHz
0.50 dB @ 2000 MHz
Isolation of 30 dB @ 1000 MHz
High ESD tolerance of 2kV HBM
Typical input 1 dB compression point of
+33.5 dBm
1.8V minimum power supply voltage
Small SC-70 package
Figure 2. Package Type
6‐leadSC‐70
DOC-02109
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
Product Specification
PE42359
Page 2 of 14
©2012-2013 Peregrine Semiconductor Corp. All rights reserved. Document No. DOC-13214-3 │ UltraCM OS® RFI C Solutions
Notes: 1. Device linearity will begin to degrade below 10 MHz
2. High frequency performance can be improved by external matching (see Figure 20 through Figure 25 and Figure 28)
3. The DC transient at the output of any port of the switch when the control voltage is switched from Low to High or High to Low in a 50Ω test set-up, measured
with 1ns risetime pulses and 500 MHz bandwidth
Table 1. Electrical Specifications @ +25°C, VDD = 3.0V (ZS = ZL = 50Ω )
Parameter Conditions Minimum Typical Maximum Units
Operation Frequency1 10 3000 MHz
Insertion Loss2 10-1000 MHz
1000-2000 MHz
2000-3000 MHz2 0.35
0.50
1.1
0.45
0.60
1.3
dB
dB
dB
Isolation - RFX to RFX 10-1000 MHz
1000-2000 MHz
2000-3000 MHz
32
20
13
35
21
14 dB
dB
dB
Isolation - RFC to RFX 10-1000 MHz
1000-2000 MHz
2000-3000 MHz
28
19
12
29
20
13 dB
dB
dB
Return Loss - RFX to RFC2 10-1000 MHz
1000-2000 MHz
2000-3000 MHz2
21
15
9
25
18
11 dB
dB
dB
Switching Time 50% CTRL to 90% or 10% RF 2 us
Video Feedthrough3 15 mVpp
Input 1 dB Compression
1000 MHz @ 2.3 - 3.3V
1000 MHz @ 1.8 - 2.3V
2500 MHz @ 2.3 - 3.3V
2500 MHz @ 1.8 - 2.3V
31.5
29.5
28.5
28
33.5
30.5
30.5
29
dBm
Input IP3 2500 MHz, 20 dBm input power 55 dBm
Table 1A. Electrical Specifications @ -40°C to +105°C, VDD = 3.0V (ZS = ZL = 50Ω )
Parameter Conditions Minimum Typical Maximum Units
Operation Frequency 10 3000 MHz
Insertion Loss 10-1000 MHz
1000-2000 MHz
2000-3000 MHz 0.35
0.5
1.1
0.6
0.75
1.4
dB
dB
dB
Isolation - RFX to RFX 10-1000 MHz
1000-2000 MHz
2000-3000 MHz
31
19
12
35
21
14 dB
dB
dB
Isolation - RFC to RFX 10-1000 MHz
1000-2000 MHz
2000-3000 MHz
27
18
11
29
20
13 dB
dB
dB
Return Loss - RFX to RFC 10-1000 MHz
1000-2000 MHz
2000-3000 MHz
20
14
9
25
18
11 dB
dB
dB
Switching Time 50% CTRL to 90% or 10% RF 3.6 us
Video Feedthrough 15 mVpp
Input 1 dB Compression
1000 MHz @ 2.3 - 3.3V
1000 MHz @ 1.8 - 2.3V
2500 MHz @ 2.3 - 3.3V
2500 MHz @ 1.8 - 2.3V
30.5
28.5
27.5
27
33.5
30.5
30.5
29
dBm
Input IP3 2500 MHz, 20 dBm input power 54 dBm
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
Product Specification
PE42359
Page 3 of 14
Document No. DOC-13214-3 │w ww.psemi.com ©2012-2013 Peregrine Semiconductor Corp. All rights reserved.
0
5
10
15
20
25
30
35
40
0 500 1000 1500 2000 2500 3000
InputPower[dBm]
Frequency[MHz]
(VDD=+3.3V)
T=+25C
T=+105C
Table 2. Pin Descriptions
Electrostatic Discharge (ESD) Precautions
When handling this UltraCMOS® device, observe
the same precautions that you would use with
other ESD-sensitive devices. Although this device
contains circuitry to protect it from damage due to
ESD, precautions should be taken to avoid
exceeding the specified rating.
Figure 3. Pin Configuration (Top View)
Pin No. Pin Name Description
1 RF11 RF Port1
2 GND
Ground connection. Traces should be
physically short and connected to ground
plane for best performance.
3 RF21 RF Port2
4 CTRL Switch control input, CMOS logic level.
5 RFC1 RF Common
6 CTRL or VDD
This pin supports two interface options:
Single-pin control mode. A nominal 3-volt
supply connection is required.
Complementary-pin control mode. A com-
plementary CMOS control signal to CTRL
is supplied to this pin. Bypassing on this
pin is not required in this mode.
Table 4. Absolute Maximum Ratings
Symbol Parameter/Conditions Min Max Units
VDD Power supply voltage -0.3 4.0 V
VI Voltage on any DC input -0.3 VDD+
0.3 V
TST Storage temperature range -65 150 °C
TOP Operating temperature
range -40 105 °C
PIN1 Input power (50Ω) see
fig. 4
VESD,HBM ESD voltage HBM2, all pins 2000 V
VESD,CDM ESD voltage CDM3, all pins 1000 V
Table 3. Operating Ranges
Parameter Min Typ Max Units
VDD Power Supply Voltage 1.8 3.0 3.3 V
IDD Power Supply Current
(VDD = 2.3 to 5.5V [+25°C only]) 9 20 µA
Control Voltage High 0.7x VDD V
Control Voltage Low 0.3x VDD V
Figure 4. Maximum Power Handling
Exceeding absolute maximum ratings may cause
permanent damage. Operation should be
restricted to the limits in the Operating Ranges
table. Operation between operating range
maximum and absolute maximum for extended
periods may reduce reliability.
Moisture Sensitivity Level
The Moisture Sensitivity Level rating for the
PE42359 in the SC70 package is MSL1.
Note 1: All RF pins must be DC blocked with an external series capacitor or
held at o VDC
Notes: 1. To maintain optimum device performance, do not exceed Max PIN at
desired operating frequency (see Figure 4)
2. Human Body Model (MIL_STD 883 Method 3015)
3. Charged Device Model (JEDEC JESD22-C101)
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
Product Specification
PE42359
Page 4 of 14
©2012-2013 Peregrine Semiconductor Corp. All rights reserved. Document No. DOC-13214-3 │ UltraCM OS® RFI C Solutions
Control Voltages Signal Path
Pin 6 (VDD) = VDD
Pin 4 (CTRL) = High RFC to RF1
Pin 6 (VDD) = VDD
Pin 4 (CTRL) = Low RFC to RF2
Table 5. Single-pin Control Logic Truth Table
Table 6. Complementary-pin Control Logic
Truth Table
Control Voltages Signal Path
Pin 6 (CTRL or VDD) = Low
Pin 4 (CTRL) = High RFC to RF1
Pin 6 (CTRL or VDD) = High
Pin 4 (CTRL) = Low RFC to RF2
Control Logic Input
The PE42359 is a versatile RF CMOS switch that
supports two operating control modes; single-pin
control mode and complementary-pin control
mode.
Single-pin control mode enables the switch to
operate with a single control pin (pin 4) supporting
a +3-volt CMOS logic input, and requires a
dedicated +3-volt power supply connection on
pin 6 (VDD). This mode of operation reduces the
number of control lines required and simplifies the
switch control interface typically derived from a
CMOS Processor I/O port.
Complementary-pin control mode allows the
switch to operate using complementary control
pins CTRL and CTRL (pins 4 and 6), that can be
directly driven by +3-volt CMOS logic or a suitable
Processor I/O port. This enables the PE42359 to
be used as a potential alternate source for SPDT
RF switch products used in positive control
voltage mode and operating within the PE42359
operating limits.
Latch-Up Avoidance
Unlike conventional CMOS devices, UltraCMOS®
devices are immune to latch-up.
Switching Frequency
The PE42359 has a maximum 25 kHz switching
rate.
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
Product Specification
PE42359
Page 5 of 14
Document No. DOC-13214-3 │w ww.psemi.com ©2012-2013 Peregrine Semiconductor Corp. All rights reserved.
Figure 5. Insertion Loss (RFX Nominal Condition)1
Figure 6. Insertion Loss vs Temp (RF1-RFC)1 Figure 7. Insertion Loss vs VDD (RF1-RFC)1
Typical Performance Data @ +25°C, VDD = 3.0V unless otherwise specified
Note 1: High frequency performance can be improved by external matching (see Figure 20 through Figure 25 and Figure 28)
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
Product Specification
PE42359
Page 6 of 14
©2012-2013 Peregrine Semiconductor Corp. All rights reserved. Document No. DOC-13214-3 │ UltraCM OS® RFI C Solutions
Figure 8. RFC-RFX Isolation vs Temp Figure 9. RFC-RFX Isolation vs VDD
Figure 10. RFX-RFX Isolation vs Temp Figure 11. RFX-RFX Isolation vs VDD
Typical Performance Data @ +25°C, VDD = 3.0V unless otherwise specified
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
Product Specification
PE42359
Page 7 of 14
Document No. DOC-13214-3 │w ww.psemi.com ©2012-2013 Peregrine Semiconductor Corp. All rights reserved.
Figure 12. RFC Port Return Loss vs Temp
(RF1 Active)1 Figure 13. RFC Port Return Loss vs VDD
(RF1 Active)1
Figure 14. RFC Port Return Loss vs Temp
(RF2 Active)1 Figure 15. RFC Port Return Loss vs VDD
(RF2 Active)1
Typical Performance Data @ +25°C, VDD = 3.0V unless otherwise specified
Note 1: High frequency performance can be improved by external matching (see Figure 20 through Figure 25 and Figure 28)
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
Product Specification
PE42359
Page 8 of 14
©2012-2013 Peregrine Semiconductor Corp. All rights reserved. Document No. DOC-13214-3 │ UltraCM OS® RFI C Solutions
Figure 16. Active Port Return Loss vs Temp
(RF1 Active)1 Figure 17. Active Port Return Loss vs VDD
(RF1 Active)1
Figure 18. Active Port Return Loss vs Temp
(RF2 Active)1 Figure 19. Active Port Return Loss vs VDD
(RF2 Active)1
Typical Performance Data @ +25°C, VDD = 3.0V unless otherwise specified
Note 1: High frequency performance can be improved by external matching (see Figure 20 through Figure 25 and Figure 28)
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
Product Specification
PE42359
Page 9 of 14
Document No. DOC-13214-3 │w ww.psemi.com ©2012-2013 Peregrine Semiconductor Corp. All rights reserved.
Performance Comparison @ 25°C and VDD = 3.0V with or without matching
Figure 20. Insertion Loss RF11
Figure 22. Active Port Return Loss (RF1 Active)1
Figure 24. RFC Port Return Loss (RF1 Active)1
‐40
‐35
‐30
‐25
‐20
‐15
‐10
‐5
0
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
InsertionLoss(‐dB)
Frequency(Hz) x10
9
Noexternalmatching
WithcapacitoronRFCline
‐40
‐35
‐30
‐25
‐20
‐15
‐10
‐5
0
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
InsertionLoss(‐dB)
Frequency(Hz) x10
9
Noexternalmatching
WithcapacitoronRFCline
‐4.5
‐4
‐3.5
‐3
‐2.5
‐2
‐1.5
‐1
‐0.5
0
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
InsertionLoss(‐dB)
Frequency(Hz) x10
9
Noexternalmatching
WithcapacitoronRFCline
Figure 23. Active Port Return Loss (RF2 Active)1
Figure 21. Insertion Loss RF21
Figure 25. RFC Port Return Loss (RF2 Active)1
‐40
‐35
‐30
‐25
‐20
‐15
‐10
‐5
0
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
ReturnLoss(‐dB)
Frequency(Hz) x10
9
Noexternalmatching
WithcapacitoronRFCline
Note 1: High frequency performance can be improved by external matching (see Figure 20 through Figure 25 and Figure 28)
‐4.5
‐4
‐3.5
‐3
‐2.5
‐2
‐1.5
‐1
‐0.5
0
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
InsertionLoss(‐dB)
Frequency(Hz) x109
Noexternalmatching
WithcapacitoronRFCline
‐40
‐35
‐30
‐25
‐20
‐15
‐10
‐5
0
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
ReturnLoss(‐dB)
Frequency(Hz) x10
9
Noexternalmatching
WithcapacitoronRFCline
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
Product Specification
PE42359
Page 10 of 14
©2012-2013 Peregrine Semiconductor Corp. All rights reserved. Document No. DOC-13214-3 │ UltraCM OS® RFI C Solutions
Evaluation Kit
The SPDT switch EK Board was designed to ease
customer evaluation of Peregrine’s PE42359. The
RF common port is connected through a 50Ω
transmission line via the top SMA connector, J1.
RF1 and RF2 are connected through 50Ω
transmission lines via SMA connectors J2 and J3,
respectively. A through 50Ω transmission is
available via SMA connectors J4 and J5. This
transmission line can be used to estimate the loss
of the PCB over the environmental conditions
being evaluated.
The board is constructed of a two metal layer FR4
material with a total thickness of 0.031”. The
bottom layer provides ground for the RF
transmission lines. The transmission lines were
designed using a coplanar waveguide with ground
plane model using a trace width of 0.0476”, trace
gaps of 0.030”, dielectric thickness of 0.028”,
metal thickness of 0.0021” and εr of 4.4.
J6 and J7 provide a means for controlling DC and
digital inputs to the device. J6-1 is connected to
the device VDD or CTRL input. J7-1 is connected
to the device CTRL input.
Figure 26. Evaluation Board Layouts
DOC-02396
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
Product Specification
PE42359
Page 11 of 14
Document No. DOC-13214-3 │w ww.psemi.com ©2012-2013 Peregrine Semiconductor Corp. All rights reserved.
Figure 27. Evaluation Board Schematic
T-line Description
--
Model = CPWG
H=28mils
T=2.1mils
W=47mils
G=30mils
Er = 4.4
General Comments
--
T ran sm issionlin es con n ected to J1, J2, an d J3 sh ou ld
h av e ex actl y th e same electr ical len gth .
T h e path fromJ2 to J3 in clu din g th e distan ce th rou gh th e part
sh ou ld h av e th e same len gthas J4 an d J5 an d be inparal lel to
J4 to J5.
1
2
J7
CNTL
1
J3
RF2
R1
1KOhm
R2
1KOhm
1
J5
N/
A
1
J4
N/A
1
J2
RF1
1
2
J6
CNTLX/VDD
2
GND 1
RF_1
3
RF_2
4CTRL
5RFC
6VDD
U1
PE42359/SC70-6
1
J1
RFC
102-0889
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
Product Specification
PE42359
Page 12 of 14
©2012-2013 Peregrine Semiconductor Corp. All rights reserved. Document No. DOC-13214-3 │ UltraCM OS® RFI C Solutions
Figure 28. Evaluation Board Schematic with Matching
T-line Description
--
Model = CPWG
H=28mils
T=2.1mils
W=47mils
G=30mils
Er = 4.4
General Comments
--
T ran sm issionlin es con n ected to J1, J2, an d J3 sh ou ld
h av e ex actl y th e same electr ical len gth.
T h e path fromJ2 to J3 in cludin g th e distan ce th rou gh the part
shouldhave thesamelength asJ4andJ5andbein parallel to
J4 to J5.
W=10mil, L=80mil50OHM
50OHM
50OHM
50OHM
C1 CLOSETORIGHTEND OF TLINE
1
2
J7
CNTL
1J3
RF2
R1
1KOhm
R2
1KOhm
1J5
N/
A
1
J4
N/A
1J2
RF1
1
2
J6
CNTLX/VDD
2
GND 1
RF_1
3
RF_2
4CTRL
5RFC
6VDD
U1
PE42359/SC70-6
1
J1
RFC
12
C1
0.5pF
102-0925
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
Product Specification
PE42359
Page 13 of 14
Document No. DOC-13214-3 │w ww.psemi.com ©2012-2013 Peregrine Semiconductor Corp. All rights reserved.
2.10±0.05
1.25±0.10
1.30
0.65 0.225±0.075
2.10±0.10 0.90±0.10
0.05±0.05
Top View Side View
End View
A0.10 C
(2X)
C
0.10 C
0.05 C
SEATING PLANE
B
0.10 C
(2X)
Pin #1 Corner
Recommended Land Pattern
1.90
0.65
0.50 MIN
1.30 0.40 MIN
13
64
0.36±0.10
0.165±0.085
0.10 A B
ALL FEATURES
Figure 29. Package Drawing
6‐leadSC‐70
Figure 30. Top Marking Specification
PPP
YWW
= Pin 1 Indicator
PPP = Part Number
YWW = Date Code
DOC-01629
DOC-01923
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
Product Specification
PE42359
Page 14 of 14
©2012-2013 Peregrine Semiconductor Corp. All rights reserved. Document No. DOC-13214-3 │ UltraCM OS® RFI C Solutions
Figure 31. Tape and Reel Specifications
Tape Feed Direction
Table 7. Ordering Information
Order Code Description Package Shipping Method
PE42359SCAA-Z PE42359 SPDT RF switch 6-lead SC-70 3000 units / T&R
EK42359-01 PE42359 Evaluation kit Evaluation kit 1 / Box
Advance Information:
The product is in a formative or design stage. The datasheet contains design target
specifications for product development. Specifications and features may change in any manner without notice.
Preliminary Specification:
The datasheet contains preliminary data. Additional data may be added at a later
date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best
possible product.
Product Specification:
The datasheet contains final data. In the event Peregrine decides to
change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Custome r
Notification Form).
The informatio n in this datasheet i s believed to b e reliable. Ho wever, Peregrin e assume s no liability for the us e
of this inf o r m ati o n. U s e s hal l b e ent i rel y at th e u se r’ s o w n ri sk.
No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party.
Peregrine’s products are not designed or intended for use in devices or systems intended for surgical implant,
or in other applications intended to support or sustain life, or in any application in which the failure of the
Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no
liability for damages, including consequential or incidental damages, arising out of the use of its products in
such applications.
The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE
are trademarks of Peregrine Semiconductor Corp.
Peregrine products are protected under one or more of
the following U.S. Patents: http://patents.psemi.com.
Sales Contact and Information
For sales and contact information please visit www.psemi.com.
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
