TLV1571IDWRG4 - Texas Instruments High-Performance Analog

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

features

Fast Throughput Rate: 1.25 MSPS at 5 V,

625 KSPS at 3 V

Wide Analog Input: 0 V to AVDD

Differential Nonlinearity Error: < ± 1 LSB

Integral Nonlinearity Error: < ± 1 LSB

8-to-1 Analog MUX – TLV1578

Internal OSC

Single 2.7-V to 5.5-V Supply Operation

Low Power: 12 mW at 3 V and 35 mW at 5 V

Auto Power Down of 1 mA Max

Software Power Down: 10 µA Max

Hardware Configurable

DSP and Microcontroller Compatible

Parallel Interface

Binary/Twos Complement Output

Hardware Controlled Extended Sampling

Channel Sweep Mode Operation and

Channel Select

Hardware or Software Start of Conversion

applications

Mass Storage and HDD

Automotive

Digital Servos

Process Control

General-Purpose DSP

Image Sensor Processing

description

The TLV1571/1578 is a 10-bit data acquisition system that combines an 8-channel input multiplexer (MUX), a

high-speed 10-bit ADC, and a parallel interface. The device contains two on-chip control registers allowing

control of channel selection, software conversion start, and power down via the bidirectional parallel port. The

control registers can be set to a default mode by applying a dummy RD signal when WR is tied low . This allows

the TL V1571/1578 to be configured by hardware. The MUX is independently accessible. This allows the user to

insert a signal conditioning circuit such as an antialiasing filter or an amplifier, if required, between the MUX and

the ADC. Therefore, one signal conditioning circuit can be used for all eight channels. The TL V1571 is a single

channel analog input device with all the same functions as the TLV1578.

The TLV1571/TLV1578 operates from a single 2.7-V to 5.5-V power supply. It accepts an analog input range

from 0 V to AVDD and digitizes the input at a maximum 1.25 MSPS throughput rate at 5 V. The power dissipations

are only 12 mW with a 3-V supply or 35 mW with a 5-V supply. The device features an auto power-down mode

that automatically powers down to 1 mA 50 ns after conversion is performed. In software power-down mode, the

ADC is further powered down to only 10 µA.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CH0

CH1

CH2

CH3

CLK

DGND

DVDD

INT/EOC

CH7

CH6

CH5

CH4

AIN

AVDD

AGND

REFM

REFP

CSTART

D9/A1

D8/A0

TLV1578

DA PACKAGE

(TOP VIEW)

NC – No internal connection

CLK

DGND

DVDD

INT/EOC

AIN

AVDD

AGND

REFM

REFP

CSTART

D9/A1

D8/A0

TLV1571

DW OR PW PACKAGE

(TOP VIEW)

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

2POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

description (continued)

V ery high throughput rate, simple parallel interface, and low power consumption make the TLV1571/TL V1578

an ideal choice for high-speed digital signal processing requiring multiple analog inputs.

AVAILABLE OPTIONS

PACKAGE

TA32 TSSOP

(DA) 24 SOP

(DW) 24 TSSOP

(PW)

0°C to 70°C TLV1578CDA TLV1571CDW TLV1571CPW

–40°C to 85°C TLV1578IDA TLV1571IDW TLV1571IPW

functional block diagram – TLV1571/78

Internal

Clock

CLK

RD INT/EOC

MUX

10-BIT

SAR ADC

Input Registers

and Control Logic

CSTART

REFP

Three

State

Latch

AVDD

D0 – D7

D8/A0

D9/A1

REFM DVDD

DGNDAGND

MUX

CH0 – CH7

MO AIN

TLV1578 Only

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Terminal Functions

TERMINAL

NAME

NO. I/O DESCRIPTION

NAME

TLV1571 TLV1578

AGND 21 25 Analog ground

AIN 23 27 IADC analog input (used as single analog input channel for TLV1571)

AVDD 22 26 Analog supply voltage, 2.7 V to 5.5 V

CH0 – CH7 – 1–4,

29–32 IAnalog input channels

CLK 4 8 I External clock input

CS 1 5 I Chip select. A logic low on CS enables the TLV1571/TLV1578.

CSTART 18 22 IHardware sample and conversion start input. The falling edge of CSTART starts sampling and

the rising edge of CSTART starts conversion.

DGND 5 9 Digital ground

DVDD 6 10 Digital supply voltage, 2.7 V to 5.5 V

D0 – D7 8–12,

13–15 12–16,

17–19 I/O Bidirectional 3-state data bus

D8/A0 16 20 I/O Bidirectional 3-state data bus. D8/A0 along with D9/A1 is used as address lines to access CR0

and CR1 for initialization.

D9/A1 17 21 I/O Bidirectional 3-state data bus. D9/A1 along with D8/A0 is used as address lines to access CR0

and CR1 for initialization.

INT/EOC 711 O End-of-conversion/interrupt

MO 28 O On-chip MUX analog output

NC 24 Not connected

RD 3 7 I Read data. A falling edge on RD enables a read operation on the data bus when CS is low.

REFM 20 24 ILower reference voltage (nominally ground). REFM must be supplied or REFM pin must be

grounded.

REFP 19 23 IUpper reference voltage (nominally A V DD). The maximum input voltage range is determined by

the difference between the voltage applied to REFP and REFM.

WR 2 6 I Write data. A rising edge on the WR latches in configuration data when CS is low. When using

software conversion start, a rising edge on WR also initiates an internal sampling start pulse.

When WR is tied to ground, the ADC in nonprogrammable (hardware configuration mode).

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

4POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

detailed description

Charge

Redistribution

DAC

SAR

REFM

ADC Code

Control

Logic

Ain

Figure 1. Analog-to-Digital SAR Converter

The TLV1571/78 is a successive-approximation ADC utilizing a charge redistribution DAC. Figure 1 shows a

simplified version of the ADC.

The sampling capacitor acquires the signal on AIN during the sampling period. When the conversion process

starts, the SAR control logic and charge redistribution DAC are used to add and subtract fixed amounts of charge

from the sampling capacitor to bring the comparator into a balanced condition. When the comparator is

balanced, the conversion is complete and the ADC output code is generated.

sampling frequency, fs

The TLV1571/TLV1578 requires 16 CLKs for each conversion, (assuming the read cycle takes 1 CLK). The

equivalent maximum sampling frequency achievable with a given CLK frequency is:

fs(max) = (1/17) fCLK

The TL V1571 and TLV1578 are software configurable. The first two MSB bits, D(9,8) are used to address which

CR1, that are user configurable. All of the register bits are written to the control register during write cycles. A

description of the control registers is shown in Figure 2.

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

detailed description (continued)

control registers

Output =

Binary

Complement

Reserved

Bit,

Always

Write 0

INT. OSC.

SLOW

INT. OSC.

FAST

STARTSEL

A1 A0 D6 D5 D4 D3 D2 D1 D0D7

Control Register Zero (CR0)

D6D7 D5 D4 D3 D2 D1 D0

Channels Swept

PROGEOC CLKSEL SWPWDN MODESEL CHSEL(2–0)†

HARDWARE

START

(CSTART)

A(1:0)=00

SOFTWARE

START

INT

EOC

Internal

Clock

External

Clock

NORMAL

Power

Down

Single

Channel

Sweep

Mode

D(2–0)

0,1

0,1,2,3

0,1,2,3,4,5,

0,1,2,3,4,5,6,7

N/A

RESERVED

Control Register One (CR1)

D6D7‡D3 D2 D1 D0

IF READREG = 0

OSCSPD 0 Reserved 0 Reserved OUTCODE READREG

Reserved

Bit

Always

Write 0

A(1:0)=01

Reserved

Bit

Always

Write 0

Enable Self

Test ACTION

Enable

Read back

CONVERSION result

SELF TEST 1 result

SELF TEST 2 result

Output Contents of

CR1

RESERVED

STEST1 STEST0

CR1.(1–0)

SELF TEST 3 result

IF READREG = 1

Output Contents of

CR0

Single

Input

Output =

D5‡D4‡

†Don’t care for TLV1571

‡When in read back mode, the values read from the control register reserved bits are don’t care.

Figure 2. Input Data Format

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

6POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

detailed description (continued)

hardware configuration option

The TLV1571/TLV1578 can configure itself. This option is enabled when the WR pin is tied to ground and a

dummy RD signal is applied. The ADC is now fully configured. Zeros or default values are applied to both control

registers. The ADC is configured ideally for 3-V operation, which means the internal OSC is set at 10 MHz, single

channel input mode, and hardware start of conversion using CSTART.

ADC conversion modes

The TLV1571/TLV1578 provides two conversion modes and two start of conversion modes. In single channel

input mode, a single channel is continuously sampled and converted. In sweep mode (only available for the

TLV1578), a predetermined set of channels is continuously sampled and converted. Table 1 explains these

modes in more detail.

Table 1. Conversion Modes

MODES START OF

CONVER-

SION OPERATION COMMENT–SET BITS

CR0.D(2–0) FOR INPUT

Single

Channel

Input†

CR0.D3 = 0

CR1.D7 = 0

Hardware

Start

(CSTART)

CR0.D7 = 0

•Repeated conversions from a selected channel

•CSTART falling edge to start sampling

•CSTART rising edge to start conversion

•If in INT mode, one INT pulse generated after each conversion

•If in EOC mode, EOC will go high to low at start of conversion, and return high

at end of conversion.

CSTART rising edge must

be applied a minimum of

5 ns before or after CLK

rising edge.

Software

Start

CR0.D7 = 1

•Repeated conversions from a selected channel

•WR rising edge to start sampling initially . Thereafter, sampling occurs at the rising

edge of RD.

•Conversion begins after 6 clocks after sampling has begun. Thereafter , if in INT

mode, one INT pulse is generated after each conversion

•If in EOC mode, EOC will go high to low at start of conversion and return high at

end of conversion.

With external clock, WR

and RD rising edge must be

a minimum 5 ns before or

after CLK rising edge.

Channel

Sweep

CR0.D3 = 1

CR1.D7 = 0

Hardware

Start

(CSTART)

CR0.D7 = 0

•One conversion per channel from a predetermined sequence of channels

•CSTART falling edge to start sampling

•CSTART rising edge to start conversion

•If in INT mode, one INT pulse generated after each conversion

•If in EOC mode, EOC will go high to low at start of conversion, and return high

at end of conversion.

CSTART rising edge must

be applied a minimum of

5 ns before or after CLK

rising edge.

Software

Start

CR0.D7 = 1

•One conversion per channel from a sequence of channels

•WR rising edge to start sampling

•ADC proceeds to sample next channel at rising edge of RD. Conversion begins

after 6 clocks and lasts 10 clocks

•If in INT mode, one INT pulse generated after each conversion

•If in EOC mode, EOC will go high to low at start of conversion and return high at

end of conversion.

With external clock, WR

and RD rising edge must be

a minimum 5 ns before or

after CLK rising edge.

†Single channel input mode repeatedly samples and converts from the channel until WR is applied.

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

detailed description (continued)

configure the device

The device can be configured by writing to control registers CR0 and CR1.

Table 2. TLV1571/TLV1578 Programming Examples

INDEX

COMMENT

D9 D8

COMMENT

EXAMPLE1

CR0 0 0 0 0 0 0 0 0 0 0 Single channel

CR1 0 1 0 0 0 0 0 1 0 0 Single Input

EXAMPLE2

CR0 0 0 0 1 1 0 1 0 1 1 Sweep mode

CR1 0 1 0 0 0 0 1 1 0 0 2s complement output

Control data written to the TL V1571/78 can be read back from the control registers CR0 and CR1. See Figure 2.

NOTE:

Data read out of CR1 reserved bits is don’t care.

power down

The TL V1571/TLV1578 offers two power down modes, auto power down and software power down. This device

will automatically proceed to auto power-down mode if RD is not present one clock after conversion. Software

power down is controlled directly by the user by pulling CS to DVDD.

Table 3. Power Down Modes

PARAMETERS/MODES AUTO POWER DOWN SOFTWARE POWER DOWN

(CS = DVDD)

Maximum power down dissipation current 1 mA 10 µA

Comparator Power down Power down

Clock buffer Power down Power down

Reference Active Power down

Control registers Saved Saved

Minimum power down time 1 CLK 2 CLK

Minimum resume time 1 CLK 2 CLK

self-test modes

The TLV1571/TLV1578 provides three self test modes. These modes can be used to check whether the ADC

itself is working properly without having to supply an external signal. There are three tests that are controlled

by writing to CR1(D1,D0) (see Table 4).

Table 4. Self Tests

CR1(D1,D0) SELF TEST VOLTAGE APPLIED DIGITAL OUTPUT

0h Normal, no self test applied N/A

1h VREFM applied to ADC input internally 000h

2h (VREFP–VREFM)/2 applied to ADC input internally 200h

3h VIN = VREFP applied to ADC input internally 3FFh

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

8POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

detailed description (continued)

reference voltage input

The TLV1571/TLV1578 has two reference input pins: REFP and REFM. The voltage levels applied to these pins

establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading

respectively . The values of REFP, REFM, and the analog input should not exceed the positive supply or be less

than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the

input signal is equal to or higher than REFP and is at zero when the input signal is equal to or lower than REFM.

sampling/conversion

All sampling, conversion, and data output in the device are started by a trigger. This could be the RD, WR, or

CSTART signal depending on the mode of conversion and configuration. The rising edge of RD, WR, and

CSTART signal are extremely important, since they are used to start the conversion. These edges need to stay

close to the rising edge of the external clock (if external clock is used as source of conversion clock). The

minimum setup and hold time with respect to the rising edge of the external clock should be 5 ns minimum. When

the internal clock is used, this is not an issue since these two edges will start the internal clock automatically.

Therefore, the setup time is always met. Software controlled sampling lasts 6 clock cycles. This is done via the

CLK input or the internal oscillator if enabled. The input clock frequency can be 1 MHz to 20 MHz, translating

into a sampling time from 0.6 µs to 0.3 µs. The internal oscillator frequency is 9 MHz minimum (oscillator

frequency is between 9 MHz to 22 MHz), translating into a sampling time from 0.6 µs to 0.3 µs. Conversion

begins immediately after sampling and lasts 10 clock cycles. This is again done using the external clock input

(1 MHz–20 MHz) or the internal oscillator (9 MHz minimum) if enabled. Hardware controlled sampling, via

CSTART, begins on falling CST ART lasts the length of the active CST ART signal. This allows more control over

the sampling time, which is useful when sampling sources with large output impedances. On rising CSTART,

conversion begins. Conversion in hardware controlled mode also lasts 10 clock cycles. This is done using the

external clock input (1 MHz–20 MHz) or the internal oscillator (9 MHz minimum) as is the case in software

controlled mode.

NOTE: tsu = setup time, th = hold time

ExtClk

CSTART

tsu(WRH_EXTCLKH) ≥5 ns

th(WRL_EXTCLKH) ≥5 ns

th(RDL_EXTCLKH) ≥5 ns

td(EXTCLK_CSTARTL) ≥5 ns

th(CSTARTL_EXTCLKH) ≥5 ns

tsu(CSTARTH_EXTCLKH) ≥5 ns

tsu(RDH_EXTCLKH) ≥5 ns

Figure 3. Trigger Timing – Software Start Mode Using External Clock

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

start of conversion mechanism

There are two ways to convert data: hardware and software. In the hardware conversion mode the ADC begins

sampling at the falling edge of CSTART and begins conversion at the rising edge of CSTART. Software start

mode ADC samples for 6 clocks, then conversion occurs for ten clocks. The total sampling and conversion

process lasts only 16 clocks in this case. If RD is not detected during the next clock cycle, the ADC automatically

proceeds to a power-down state. Data is valid on the rising edge of INT in both conversion modes.

hardware CSTART conversion

external clock

With CS low and WR low , data is written into the ADC. The sampling begins at the falling edge of CST AR T and

conversion begins at the rising edge of CSTART. At the end of conversion, EOC goes from low to high, telling

the host that conversion is ready to be read out. The external clock is active and is used as the reference at all

times. With this mode, it is required that CSTART is not applied at the rising edge of the clock (see Figure 4).

TLV1571, TLV1578

2.7 V to 5.5 V, 1-/8-CHANNEL, 10-BIT,

RARALLEL ANALOG-T O-DIGITAL CONVERTERS

SLAS170D – MARCH 1999 – REVISED JULY 2000

10 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

•

start of conversion mechanism (continued)

CLK

CSTART

D[0:9]

INT

EOC

Config

Data

tsu(CSL_WRL)

h(WRH_CSH)

t(sample)

(Channel 0)

(see Note A)

tsu(DAV_WRH)

th(WRH_DAV)

(10 I/O CLKs)

su(CSL_RDL)

th(RDH_CSH)

ten(RDL_DAV)

tdis(RDH_DAV)

tsu(CSL_RDL)

ten(RDL_DAV)

Auto Power Down

ADC ADC

t(sample)

(Channel 0)

(see Note A)

d(CSH_CSTARTL)

td(EOC_RDL)

61516

NOTE A: AIN for TLV1571; channels sweep according to register settings.

Figure 4. Multichannel Input Mode Conversion – Hardware CSTART, External Clock

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-T O-DIGITAL CONVERTERS

SLAS170D – MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 DALLAS, TEXAS 75265

•11

internal clock

In single channel input mode, with CS low and WR low , data is written into the ADC. The sampling begins at the falling edge of CSTART, and

conversion begins at the rising edge of CST ART. The internal clock turns on at the rising edge of CST ART. The internal clock is disabled after

each conversion.

Auto Power Down

CSTART

INTCLK

D[0:9]

INT

EOC

Config

Data ADC

Data

tsu(CSL_WRL)

th(WRH_CSH)

td(CSH_CSTARTL)

t(sample)

(Channel 0)

(see Note A)

tsu(DAV_WRH)

th(WRH_DAV)

tsu(CSL_RDL)

th(RDH_CSH)

ten(RDL_DAV)

tdis(RDH_DAV)

tsu(CSL_RDL)

ten(RDL_DAV)

t(STARTOSC)

910

Auto Power Down

(Channel 1)

(see Note A)

td(EOC_RDL)

NOTE A: AIN for TLV1571; channels sweep according to register settings.

Figure 5. Multichannel Input Mode Conversion – Hardware CSTART, Internal Clock

TLV1571, TLV1578

2.7 V to 5.5 V, 1-/8-CHANNEL, 10-BIT,

RARALLEL ANALOG-T O-DIGITAL CONVERTERS

SLAS170D – MARCH 1999 – REVISED JULY 2000

12 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

•

software START conversion

external clock

With CS low and WR low, data is written into the ADC. Sampling begins at the rising edge of WR. The conversion process begins 6 clocks

after sampling begins. At the end of conversion, INT goes low telling the host that conversion is ready to be read out. EOC is low during the

conversion and makes a high-to-low transition at the end of the conversion. The external clock is active and is used as the reference at all

times. With this mode, WR and RD should not be applied at the rising edge of the clock (see Figure 3).

Auto Powerdown

CLK

D[0:9]

INT

EOC

Config

Data ADC Data ADC Data

tsu(CSL_WRL)

th(WRH_CSH)

tsu(DAV_WRH)

th(WRH_DAV)

tsu(CSL_RDL)

th(RDH_CSH)

ten(RDL_DAV)

tdis(RDH_DAV)

ten(RDL_DAV)

015671516

su(CSL_RDL)

04 5 15

t(sample)

(Channel 0)

(see Note A) tc

t(sample)

(Channel 1)

(see Note A)

td(EOC_RDL)

NOTE A: AIN for TLV1571; channels sweep according to register settings.

Figure 6. Multichannel Input Mode Conversion – Software Start, External Clock

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-T O-DIGITAL CONVERTERS

SLAS170D – MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 DALLAS, TEXAS 75265

•13

software START conversion (continued)

internal clock

With CS low and WR low , data is written into the ADC. Sampling begins at the rising edge of WR. Conversion begins 6 clocks after sampling

begins. The internal clock begins at the rising edge of WR. The internal clock is disabled after each conversion. Subsequent sampling begins

at the rising edge of RD.

Auto Powerdown

ADC

INTCLK

D[0:9]

INT

EOC

Config

Data ADC

Data

tsu(CSL_WRL)

th(WRH_CSH)

tsu(DAV_WRH)

th(WRH_DAV) tc

tsu(CSL_RDL)

th(RDH_CSH)

ten(RDL_DAV)

tdis(RDH_DAV)

t(STARTOSC) t(STARTOSC)

456 045015 15

Auto Powerdown

t(sample)

(Channel 0)

(see Note A)

t(sample)

(Channel 1)

(see Note A)

td(EOC_RDL)

NOTE A: AIN for TLV1571; channels sweep according to register settings.

Figure 7. Multichannel Input Mode Conversion – Software Start, Internal Clock

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

software START conversion (continued)

system clock source

The TL V1571/TL V1578 internally derives multiple clocks from the SYSCLK for different tasks. SYSCLK is used

for most conversion subtasks. The source of SYSCLK is programmable via control register zero bit 5. The

source of SYSCLK is changed at the rising edge of WR of the cycle when CR0.D5 is programmed.

internal clock (CR0.D5 = 0, SYSCLK = internal OSC)

The TLV1571/TLV1578 has a built-in 10 MHz OSC. When the internal OSC is selected as the source of

SYSCLK, the internal clock starts with a delay (one half of the OSC period max) after the falling edge of the

conversion trigger (either WR, RD, or CSTART). The OSC speed can be set to 10 ± 1 MHz or 20 ± 2 MHz by

setting register bit CR1.6.

external clock (CR0.D5 = 1, SYSCLK = external clock)

The TLV1571/TLV1578 is designed to accept an external clock input (CMOS/TTL logic) with frequencies from

1 MHz to 20 MHz.

host processor interface

The TLV1571/TLV1578 provides a generic high-speed parallel interface that is compatible with

high-performance DSPs and general-purpose microprocessors. The interface includes D(0–9), INT/EOC, RD,

and WR.

output format

The data output format is unipolar (code 0 to 1023) when the device is operated in single-ended input mode.

The output code format can be either binary or twos complement by setting register bit CR1.D3.

power up and initialization

After power up, CS must be low to begin an I/O cycle. INT/EOC is initially high. The TL V1571/TL V1578 requires

two write cycles to configure the two control registers. The first conversion after the device has returned from

the power-down state may be invalid and should be disregarded.

definitions of specifications and terminology

integral nonlinearity

Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale.

The point used as zero occurs 1/2 LSB before the first code transition. The full-scale point is defined as level

1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to

the true straight line between these two points.

differential nonlinearity

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value.

A differential nonlinearity error of less than ±1 LSB ensures no missing codes.

zero offset

The major carry transition should occur when the analog input is at zero volts. Zero error is defined as the

deviation of the actual transition from that point.

gain error

The first code transition should occur at an analog value 1/2 LSB above negative full scale. The last transition

should occur at an analog value 1 1/2 LSB below the nominal full scale. Gain error is the deviation of the actual

difference between first and last code transitions and the ideal difference between first and last code transitions.

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

software START conversion (continued)

signal-to-noise ratio + distortion (SINAD)

Signal-to-noise ratio + distortion is the ratio of the rms value of the measured input signal to the rms sum of all

other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for

SINAD is expressed in decibels.

effective number of bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

N = (SINAD – 1.76)/6.02

it is possible to get a measure of performance expressed as N, the effective number of bits. Thus, the ef fective

number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its

measured SINAD.

total harmonic distortion (THD)

Total harmonic distortion is the ratio of the rms sum of the first six harmonic components to the rms value of the

measured input signal and is expressed as a percentage or in decibels.

spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference in dB between the rms amplitude of the input signal and the peak

spurious signal.

DSP interface

The TLV1571/TLV1578 is a 10-bit 1-/8-analog input channel analog-to-digital converter with throughput up to

1.25 MSPS at 5 V and up to 625 KSPS at 3 V. To achieve 1.25 MSPS throughput, the ADC must be clocked

at 20 MHz. Likewise to achieve 625 KSPS throughout, the ADC must be clocked at 10 MHz. The

TLV1571/ TLV1578 can be easily interfaced to microcontrollers, ASICs, and DSPs. Figure 8 shows the pin

connections to interface the TLV1571/TLV1578 to the TMS320C6x DSP.

Address

Decoder

A0–A15

TMS320C6X

INTx

D0–D15

D0–D9

EOC

TLV1571/78

REF

CH(1–8)†

REFP

REFM

† The TLV1571 has only one analog input (AIN).

Figure 8. TMS320C6x DSP Interface

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

16 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

grounding and decoupling considerations

General practices should apply to the PCB design to limit high frequency transients and noise that are fed back

into the supply and reference lines. This requires that the supply and reference pins be sufficiently bypassed.

In most cases 0.1-µF ceramic chip capacitors are adequate to keep the impedance low over a wide frequency

range. Since their effectiveness depends largely on the proximity to the individual supply pin, they should be

placed as close to the supply pins as possible.

To reduce high frequency and noise coupling, it is highly recommended that digital and analog grounds be

shorted immediately outside the package. This can be accomplished by running a low impedance line between

DGND and AGND under the package.

TLV1571/78

100 nF DGND

DVDD

AVDD

AGND

REFP

REFM

100 nF

VREFP

VREFM

AVDD

DVDD

Figure 9. Placement for Decoupling Capacitors

power supply ground layout

Printed-circuit boards that use separate analog and digital ground planes offer the best system performance.

Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected

together at the low-impedance power-supply source. The best ground connection may be achieved by

connecting the ADC AGND terminal to the system analog ground plane making sure that analog ground

currents are well managed.

RsRi(MUX)

VSVC

15 pF

Driving Source†TLV1571/78

VI= Input Voltage at AIN

VS= External Driving Source Voltage

Rs= Source Resistance

Ri(ADC)= Input Resistance of ADC

Ri(MUX)= Input Resistance (MUX on resistance)

Ci= Input Capacitance

VC= Capacitance Charging Voltage

†Driving source requirements:

•Noise and distortion for the source must be equivalent to the resolution of the converter.

•Rs must be real at the input frequency.

Ri(ADC)

MO AIN

Figure 10. Equivalent Input Circuit Including the Driving Source

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

simplified analog input analysis

Using the equivalent circuit in Figure 9, the time required to charge the analog input capacitance from 0 to VS

within 1/2 LSB, tch(1/2 LSB), can be derived as follows.

The capacitance charging voltage is given by:

Where:Rt = Rs + Ri

Ri = Ri(ADC) + Ri(MUX)

tch = Charge time

VC(t)

1–e–tch

RtCi

The input impedance Ri is 718 Ω at 5 V, and is higher (~ 1.25 kΩ) at 2.7 V. The final voltage to 1/2 LSB is given

by:

VC (1/2 LSB) = VS – (VS/2048)

Equating equation 1 to equation 2 and solving for cycle time tc gives:

and time to change to 1/2 LSB (minimum sampling time) is:

tch (1/2 LSB) = Rt × Ci × ln(2048)

*ǒ

2048

Ǔ+

1–e–tch

RtCi

Where:

ln(2048) = 7.625

Therefore, with the values given, the time for the analog input signal to settle is:

tch (1/2 LSB) = (Rs + 718 Ω) × 15 pF × ln(2048)

This time must be less than the converter sample time shown in the timing diagrams, which is 6x SCLK.

tch (1/2 LSB) ≤ 6x 1/f(SCLK)

Therefore the maximum SCLK frequency is:

Max(f(SCLK)) = 6/tch (1/2 LSB) = 6/(ln(2048) × Rt × Ci)

(1)

(2)

(3)

(4)

(5)

(6)

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

18 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, GND to VCC –0.3 V to 6.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Analog input voltage range –0.3 V to AVDD + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Reference input voltage range AVDD + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Digital input voltage range –0.3 V to DVDD + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Operating virtual junction temperature range, TJ –40°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Operating free-air temperature range, TA: TLV1571C, TLV1578C 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . .

TLV1571I, TLV1578I –40°C to 85°C. . . . . . . . . . . . . . . . . . . . . . . . .

Storage temperature range, Tstg –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

†Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only , and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may af fect device reliability.

recommended operating conditions

power supplies

MIN MAX UNIT

Analog supply voltage, AVDD 2.7 5.5 V

Digital supply voltage, DVDD 2.7 5.5 V

NOTE 1: Abs (AVDD – DVDD) < 0.5 V

analog inputs

MIN MAX UNIT

Analog input voltage, AIN AGND VREFP V

digital inputs

MIN NOM MAX UNIT

High-level input voltage, VIH DVDD = 2.7 V to 5.5 V 2.1 2.4 V

Low level input voltage, VIL DVDD = 2.7 V to 5.5 V 0.8 V

ut CLK frequency

DVDD = 4.5 V to 5.5 V 20 MHz

Inp

CLK

freq

enc

yDVDD = 2.7 V to 3.3 V 10 MHz

Pulse duration CLK high t (CLKH)

DVDD = 4.5 V to 5.5 V, fCLK = 20 MHz 23 ns

lse

ration

CLK

high

w(CLKH) DVDD = 2.7 V to 3.3 V, fCLK = 10 MHz 46 ns

Pulse duration CLK low tw(CLKL)

DVDD = 4.5 V to 5.5 V, fCLK = 20 MHz 23 ns

Pulse

duration

CLK

low

(CLKL)

DVDD = 2.7 V to 3.3 V, fCLK = 10 MHz 46 ns

Rise time, I/O and control, CLK, CS 50 pF output load 4

Fall time, I/O and control, CLK, CS 50 pF output load 4

reference specifications

MIN NOM MAX UNIT

VREFP

AVDD = 3 V 2AVDD V

VREFP

AVDD = 5 V 2.5 AVDD V

External reference voltage

VREFM

AVDD = 3 V AGND 1 V

VREFM

AVDD = 5 V AGND 2 V

VREFP – VREFM 2AVDD–AGND V

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range, supply

voltages, and reference voltages (unless otherwise noted)

digital specifications

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

Logic inputs

IIH High-level input current DVDD = 5 V, DVDD = 3 V, Input = DVDD –1 1µA

IIL Low-level input current DVDD = 5 V, DVDD = 3 V, Input = 0 V –1 1µA

CiInput capacitance 10 15 pF

Logic outputs

VOH High-level output voltage IOH = 50 µA to 0.5 mA DVDD–0.4 V

VOL Low-level output voltage IOL = 50 µA to 0.5 mA 0.4 V

IOZ High-impedance-state output current DVDD = 5 V, DVDD = 3 V, Input = DVDD 1µA

IOL Low-impedance-state output current DVDD = 5 V, DVDD = 3 V, Input = 0 V –1 µA

CoOutput capacitance 5 pF

Internal clock

3 V, AVDD = DVDD 9 10 11

MHz

Internal

clock

5 V, AVDD = DVDD 18 20 22

MHz

dc specifications

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

Resolution 10 Bits

Accuracy

Integral nonlinearity , INL Best fit ±0.5 ±1 LSB

Differential nonlinearity, DNL ±0.5 ±1 LSB

Missing codes 0

EOOffset error ±0.1% ±0.15% FSR

EGGain error ±0.1% ±0.2% FSR

Analog input

ut ca

acitance

AIN, AVDD = 3 V, AVDD = 5 V 15 pF

Inp

capacitance

MUX input, AVDD = 3 V, AVDD = 5 V 25 pF

Ilkg Input leakage current VAIN = 0 to AVDD ±1µA

ut MUX ON resistance

AVDD = DVDD = 3 V 240 680

Ω

Inp

MUX

resistance

AVDD = DVDD = 5 V 215 340

Ω

Voltage reference input

riInput resistance 2 kΩ

CiInput capacitance 300 pF

Power supply

erating su

ly current IDD +I

REF

AVDD = DVDD = 3 V, fCLK = 10 MHz 4 5.5 mA

Operating

ppl

rrent

DD +

REF AVDD = DVDD = 5 V, fCLK = 20 MHz 7 8.5 mA

Power dissi

ation

AVDD+DVDD = 3 V 12 17 mW

dissipation

AVDD+DVDD = 5 V 35 43 mW

Software

IDD +I

REF

AVDD = 3 V 1 8 µA

IPD

ly current in

ower down mode

Soft

are

DD +

REF AVDD = 5 V 2 10 µA

ppl

rrent

mode

Auto

IDD +I

REF

AVDD = 3 V 0.5 1 mA

DD +

REF AVDD = 5 V 0.5 1 mA

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

20 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range, supply

voltages, and reference voltages (unless otherwise noted) (continued)

ac specifications, AVDD = DVDD = 5 V (unless otherwise noted)

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

Signal to noise ratio SNR

= 100 kHz, fs = 1.25 MSPS, AVDD = 5 V 56 60 dB

Signal

noise

ratio

SNR

80% of FS fs = 625 KSPS, AVDD = 3 V 58 60 dB

Signal to noise ratio + distortion SINAD

= 100 kHz, fs = 1.25 MSPS, AVDD = 5 V 55 60 dB

Signal

noise

ratio

distortion

SINAD

80% of FS fs = 625 KSPS, AVDD = 3 V 55 60 dB

Total harmonic distortion THD

= 100 kHz, fs = 1.25 MSPS, AVDD = 5 V –60 –56 dB

Total

harmonic

distortion

THD

80% of FS fs = 625 KSPS, AVDD = 3 V –60 –56 dB

Effective number of bits ENOB

= 100 kHz, fs = 1.25 MSPS, AVDD = 5 V 9 9.3 Bits

Effecti

mber

bits

ENOB

80% of FS fs = 625 KSPS, AVDD = 3 V 9 9.3 Bits

urious free dynamic range SFDR

= 100 kHz, fs = 1.25 MSPS, AVDD = 5 V –63 –56 dB

rio

free

namic

range

SFDR

80% of FS fs = 625 KSPS, AVDD = 3 V –63 –56 dB

Analog input

Channel-to-channel cross talk –75 dB

Full

ower bandwidth

–1 dB Full-scale 0 dB input sine wave 12 18 MHz

band

idth

–3 dB Full-scale 0 dB input sine wave 30 MHz

Small-signal bandwidth

–1 dB –20 dB input sine wave 15 20 MHz

Small

signal

bandwidth

–3 dB –20 dB input sine wave 35 MHz

Sam

ling rate fs

AVDD = 4.5 V to 5.5 V 0.0625 1.25 MSPS

Sam ling

rate

sAVDD = 2.7 V to 3.3 V 0.0625 0.625 MSPS

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

timing requirements, AVDD = DVDD = 5 V (unless otherwise noted)

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

tc(CLK)

Cycle time CLK

DVDD = 4.5 V to 5.5 V 50 ns

(CLK)

Cycle

time

CLK

DVDD = 2.7 V to 3.3 V 100 ns

t(sample) Reset and sampling time 6SYSCLK

Cycles

tcTotal conversion time 10 SYSCLK

Cycles

twL(EOC) Pulse width, end of conversion, EOC 10 SYSCLK

Cycles

twL(INT) Pulse width, interrupt 1SYSCLK

Cycles

t(STARTOSC) Start-up time, internal oscillator 100 ns

td(CSH_CSTARTL) Delay time, CS high to CSTART low 10 ns

ten(RDL DAV)

Enable time data out

DVDD = 5 V at 50 pF 20 ns

(RDL

DAV)

Enable

time

data

out

DVDD = 3 V at 50 pF 40 ns

tdis(RDH DAV)

Disable time data out

DVDD = 5 V at 50 pF 5 ns

tdi

(RDH

DAV)

Disable

time

data

out

DVDD = 3 V at 50 pF 10 ns

tsu(CSL_WRL) Setup time, CS to WR 5 ns

th(WRH_CSH) Hold time, CS to WR 5 ns

tw(WR) Pulse width, write 1Clock

Period

tw(RD) Pulse width, read 1Clock

Period

tsu(DAV_WRH) Setup time, data valid to WR 10 ns

th(WRH_DAV) Hold time, data valid to WR 5 ns

tsu(CSL_RDL) Setup time, CS to RD 5 ns

th(RDH_CSH) Hold time, CS to RD 5 ns

th(WRL_EXTXLKH) Hold time WR to clock high 5 ns

th(RDL_EXTCLKH) Hold time RD to clock high 5 ns

th(CSTARTL_EXTCLKH) Hold time CSTART to clock high 5 ns

tsu(WRH_EXTCLKH) Setup time WR high to clock high 5 ns

tsu(RDH_EXTCLKH) Setup time RD high to clock high 5 ns

tsu(CSTARTH_EXTCLKH) Setup time CSTART high to clock high 5 ns

td(EXTCLK_CSTARTL) Delay time clock low to CSTART low 5 ns

td(EOC_RDL) Delay time, conversion end to RD ↓5 ns

NOTE: Specifications subject to change without notice.

Data valid is denoted as DAV.

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

22 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

Figure 11

100

200

300

400

500

600

700

01234567

ANALOG MUX INPUT RESISTANCE

INPUT CHANNEL NUMBER

AVDD = DVDD = 2.7 V

AVDD = DVDD = 5 V

Input Channel Number

Analog MUX Input Resistance – Ω

Figure 12

0.0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

4.0

4.5

5.0

5.5

6.0

6.5

7.0

7.5

8.0

–40 –30–20 –10 0 10 20 30 40 50 60 70 80

SUPPLY CURRENT

FREE AIR TEMPERATURE

AVDD = DVDD = 5 V

TA – Free Air Temperature – °C

AVDD = DVDD = 3 V

ICC – Supply Current – mA

Figure 13

0 2 4 6 8 101214161820

SUPPLY CURRENT

CLOCK FREQUENCY

fclock – Clock Frequency – MHz

AVDD = DVDD = 5 V

AVDD = DVDD = 3 V

ICC – Supply Current – mA

Figure 14

ANALOG INPUT BANDWIDTH

FREQUENCY

AVDD = DVDD = 5 V,

AIN = 90% of FS,

REF = 5 V,

TA = 25°C

f – Frequency – MHz

Analog Input Bandwidth – dB

–2

–3

–4

–60.1 1

–1

10 100

–5

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

Figure 15

–1.0

–0.5

0.0

0.5

1.0

0 1023

DNL – Differential Nonlinearity – LSB

Digital Output Code

DIFFERENTIAL NONLINEARITY

DIGITAL OUTPUT CODE

AVDD = DVDD = 3 V,

External Ref = 3 V,

CLK = 10 MHz,

TA = 25°C

512256 768

Figure 16

–1.0

–0.5

0.0

0.5

1.0

0 1023

INL – Integral Nonlinearity – LSB

Digital Output Code

INTEGRAL NONLINEARITY

DIGITAL OUTPUT CODE

AVDD = DVDD = 3 V,

External Ref = 3 V,

CLK = 10 MHz,

TA = 25°C

512256 768

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

24 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

Figure 17

–1.0

–0.5

0.0

0.5

1.0

0 1023

DNL – Differential Nonlinearity – LSB

Digital Output Code

DIFFERENTIAL NONLINEARITY

DIGITAL OUTPUT CODE

AVDD = DVDD = 5 V,

External Ref = 5 V,

CLK = 20 MHz,

TA = 25°C

512256 768

Figure 18

–1.0

–0.5

0.0

0.5

1.0

0 1023

INL – Integral Nonlinearity – LSB

Digital Output Code

INTEGRAL NONLINEARITY

DIGITAL OUTPUT CODE

AVDD = DVDD = 5 V,

External Ref = 5 V,

CLK = 20 MHz,

TA = 25°C

512256 768

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

Figure 19

50 100 150 200 250

ENOB – Effective Number of Bits – BITS

f – Frequency – kHz

EFFECTIVE NUMBER OF BITS

FREQUENCY

AVDD = DVDD = 3 V,

External Ref = 3 V

Figure 20

50 100 150 200 250 300 350 400 450 500

ENOB – Effective Number of Bits – BITS

f – Frequency – kHz

EFFECTIVE NUMBER OF BITS

FREQUENCY

AVDD = DVDD = 5 V,

External Ref = 5 V

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

26 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

Figure 21

–120

–100

–80

–60

–40

–20

0 25 50 75 100 125 150 175 200 225 250 275

Magnitude – dB

f – Frequency – kHz

FAST FOURIER TRANSFORM MAGNITUDE

FREQUENCY

AIN = 200 KHz

CLK = 10 MHz

AVDD = DVDD = 3 V

External Ref = 3 V

Figure 22

–120

–100

–80

–60

–40

–20

0 50 100 150 200 250 300 350 400 450 500 550

Magnitude – dB

f – Frequency – kHz

FAST FOURIER TRANSFORM MAGNITUDE

FREQUENCY

AIN = 200 KHz

CLK = 20 MHz

AVDD = DVDD = 5 V

External Ref = 5 V

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

MECHANICAL DATA

DA (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE

38 PINS SHOWN

4040066/D 11/98

0,25

0,75

0,50

0,15 NOM

Gage Plane

6,20

NOM 8,40

7,80

11,10

Seating Plane

10,9010,90

0,19

0,30

PINS **

A MAX

A MIN

DIM

1,20 MAX

9,60

9,80

0,13

0°–8°

0,10

0,65

12,60

12,40

0,15

0,05

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC MO-153

TLV1571, TLV1578

2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,

PARALLEL ANALOG-TO-DIGITAL CONVERTERS

SLAS170D –MARCH 1999 – REVISED JULY 2000

28 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

MECHANICAL DATA

DW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN

4040000/C 07/96

Seating Plane

0.400 (10,15)

0.419 (10,65)

0.104 (2,65) MAX

0.012 (0,30)

0.004 (0,10)

0.020 (0,51)

0.014 (0,35)

0.293 (7,45)

0.299 (7,59)

0.010 (0,25)

0.050 (1,27)

0.016 (0,40)

(15,24)

(15,49)

PINS **

0.010 (0,25) NOM

A MAX

DIM

A MIN

Gage Plane

0.500

(12,70)

(12,95)

0.510

(10,16)

(10,41)

0.400

0.410

0.600

0.610

(17,78)

0.700

(18,03)

0.710

0.004 (0,10)

0.010 (0,25)

0.050 (1,27)

0°–8°

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue

any product or service without notice, and advise customers to obtain the latest version of relevant information

to verify, before placing orders, that information being relied on is current and complete. All products are sold

subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those

pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in

accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent

TI deems necessary to support this warranty . Specific testing of all parameters of each device is not necessarily

performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer’s applications, adequate design and operating

safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent

that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other

intellectual property right of TI covering or relating to any combination, machine, or process in which such

semiconductor products or services might be or are used. TI’s publication of information regarding any third

party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

TLV1571, 1-Ch. 10-Bit 1.25 MSPS Parallel ADC

DEVICE STATUS: ACTIVE

lFast Throughput Rate: 1.25 MSPS at 5 V,

625 KSPS at 3 V

lWide Analog Input: 0 V to AVDD

lDifferential Nonlinearity Error: < ± 1 LSB

lIntegral Nonlinearity Error: < ± 1 LSB

l8-to-1 Analog MUX - TLV1578

lInternal OSC

lSingle 2.7-V to 5.5-V Supply Operation

lLow Power: 12 mW at 3 V and 35 mW at 5 V

lAuto Power Down of 1 mA Max

lSoftware Power Down: 10 uA Max

lHardware Configurable

lDSP and Microcontroller Compatible Parallel Interface

lBinary/Twos Complement Output

Products Development Tools Applications

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |

PRICING/AVAILABILITY | SAMPLES |

APPLICATION NOTES | USER MANUALS |

BLOCK DIAGRAMS

PRODUCT SUPPORT: DEVELOPMENT TOOLS | APPLICATIONS |

RELATED DSPs

PARAMETER NAME TLV1571

Resolution (Bits) 10

Sample Rate (MSPS) 1.25

Supply (V) 2.7 to 5.5

Analog Inputs 1

Power (typ) (mW) 12

Analog Input BW (MHz) 30

DNL (max) (+/-LSB) 1

INL (max) (+/-LSB) 1

SNR (dB) 60

FEATURES

1 of 4

lHardware Controlled Extended Sampling

lChannel Sweep Mode Operation and Channel Select

lHardware or Software Start of Conversion

lApplications

¡Mass Storage and HDD

¡Automotive

¡Digital Servos

¡Process Control

¡General-Purpose DSP

¡Image Sensor Processing

The TLV1571/1578 is a 10-bit data acquisition system that combines an 8-channel input

multiplexer (MUX), a high-speed 10-bit ADC, and a parallel interface. The device contains two

on-chip control registers allowing control of channel selection, software conversion start, and

power down via the bidirectional parallel port. The control registers can be set to a default

mode by applying a dummy RD\ signal when WR\ is tied low. This allows the TLV1571/1578 to

be configured by hardware. The MUX is independently accessible. This allows the user to insert

a signal conditioning circuit such as an antialiasing filter or an amplifier, if required, between

the MUX and the ADC. Therefore, one signal conditioning circuit can be used for all eight

channels. The TLV1571 is a single channel analog input device with all the same functions as

the TLV1578.

The TLV1571/TLV1578 operates from a single 2.7-V to 5.5-V power supply. It accepts an

analog input range from 0 V to AVDD and digitizes the input at a maximum 1.25 MSPS

throughput rate at 5 V. The power dissipations are only 12 mW with a 3-V supply or 35 mW

with a 5-V supply. The device features an auto power-down mode that automatically powers

down to 1 mA 50 ns after conversion is performed. In software power-down mode, the ADC is

further powered down to only 10 uA.

Very high throughput rate, simple parallel interface, and low power consumption make the

TLV1571/TLV1578 an ideal choice for high-speed digital signal processing requiring multiple

analog inputs.

To view the following documents, Acrobat Reader 3.x is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

Full datasheet in Acrobat PDF: slas170d.pdf (438 KB) (Updated: 07/11/2000)

Full datasheet in Zipped PostScript: slas170d.psz (406 KB)

lAnalog Applications Journal May 2000 (SLYT015 - Updated: 04/20/2000)

lAnalog Applications Journal, February 2000 (SLYT012A - Updated: 03/17/2000)

lAnalog Applications Journal, November 1999 (SLYT010A - Updated: 03/17/2000)

lAnalog Applications Journal, September 1999 edition (SLYT005 - Updated: 07/15/1999)

DESCRIPTION

TECHNICAL DOCUMENTS

DATASHEET

APPLICATION NOTES

2 of 4

lInterfacing the TLV1571/78 Analog-to-Digital Converter to the TMS320C542

DSP (SLAA077 - Updated: 10/07/1999)

lUnderstanding Data Converters (SLAA013 - Updated: 07/01/1995)

lCharacteristics, Operation, and Use of the TLV571/TLV157x EVM (SLAU025 - Updated:

09/16/1999)

lDigital Cellphone

lElectro-Optics

lPoint of Sale System with Card Reader

lRadar

lTarget Detection Recognition

Table Data Updated on: 11/26/2000

USER MANUALS

BLOCK DIAGRAMS

SAMPLES

ORDERABLE DEVICE PACKAGE PINS TEMP (ºC) STATUS SAMPLES

TLV1571CDW DW 24 0 TO 70 ACTIVE Request Samples

TLV1571IDW DW 24 -40 TO 85 ACTIVE Request Samples

TLV1571IPW PW 24 -40 TO 85 ACTIVE Request Samples

PRICING/AVAILABILITY

ORDERABLE

DEVICE PACKAGE PINS TEMP

(ºC) STATUS

BUDGETARY

PRICE

US$/UNIT

QTY=1000+

PACK

QTY PRICING/AVAILABILITY

TLV1571CDW DW 24 0 TO 70 ACTIVE 3.46 25 Check stock or order

TLV1571CDWR DW 24 0 TO 70 ACTIVE 3.46 2000 Check stock or order

TLV1571CPW PW 24 0 TO 70 ACTIVE 3.46 60 Check stock or order

TLV1571CPWR PW 24 0 TO 70 ACTIVE 3.46 2000 Check stock or order

TLV1571IDW DW 24 -40 TO

85 ACTIVE 3.72 25 Check stock or order

TLV1571IDWR DW 24 -40 TO

85 ACTIVE 3.72 2000 Check stock or order

TLV1571IPW PW 24 -40 TO

85 ACTIVE 3.72 60 Check stock or order

TLV1571IPWR PW 24 -40 TO

85 ACTIVE 3.72 2000 Check stock or order

DEVELOPMENT TOOLS

Tool Part Number Tool Title Tool Type

TLV1571EVM TLV1571 Evaluation Module Evaluation Modules (EVM)

3 of 4

| Important Notice

4 of 4

TLV1578, 8-Ch. 10-Bit 1.25 MSPS Parallel ADC

DEVICE STATUS: ACTIVE

lFast Throughput Rate: 1.25 MSPS at 5 V,

625 KSPS at 3 V

lWide Analog Input: 0 V to AVDD

lDifferential Nonlinearity Error: < ± 1 LSB

lIntegral Nonlinearity Error: < ± 1 LSB

l8-to-1 Analog MUX - TLV1578

lInternal OSC

lSingle 2.7-V to 5.5-V Supply Operation

lLow Power: 12 mW at 3 V and 35 mW at 5 V

lAuto Power Down of 1 mA Max

lSoftware Power Down: 10 uA Max

lHardware Configurable

lDSP and Microcontroller Compatible Parallel Interface

lBinary/Twos Complement Output

Products Development Tools Applications

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |

PRICING/AVAILABILITY | SAMPLES |

APPLICATION NOTES | USER MANUALS |

BLOCK DIAGRAMS

PRODUCT SUPPORT: DEVELOPMENT TOOLS | APPLICATIONS |

RELATED DSPs

PARAMETER NAME TLV1578

Resolution (Bits) 10

Sample Rate (MSPS) 1.25

Supply (V) 2.7 to 5.5

Analog Inputs 8

Power (typ) (mW) 12

Analog Input BW (MHz) 30

DNL (max) (+/-LSB) 1

INL (max) (+/-LSB) 1

SNR (dB) 60

FEATURES

1 of 3