TL082-N
www.ti.com
SNOSBW5C –APRIL 1998–REVISED APRIL 2013
TL082 Wide Bandwidth Dual JFET Input Operational Amplifier
Check for Samples: TL082-N
1FEATURES DESCRIPTION
These devices are low cost, high speed, dual JFET
23• Internally Trimmed Offset Voltage: 15 mV input operational amplifiers with an internally trimmed
• Low Input Bias Current: 50 pA input offset voltage ( BI-FET II™ technology). They
• Low Input Noise Voltage: 16nV/√Hz require low supply current yet maintain a large gain
bandwidth product and fast slew rate. In addition, well
• Low Input Noise Current: 0.01 pA/√Hz matched high voltage JFET input devices provide
• Wide Gain Bandwidth: 4 MHz very low input bias and offset currents. The TL082 is
• High Slew Rate: 13 V/μspin compatible with the standard LM1558 allowing
designers to immediately upgrade the overall
• Low Supply Current: 3.6 mA performance of existing LM1558 and most LM358
• High Input Impedance: 1012Ωdesigns.
• Low Total Harmonic Distortion: ≤0.02% These amplifiers may be used in applications such as
• Low 1/f Noise Corner: 50 Hz high speed integrators, fast D/A converters, sample
• Fast Settling Time to 0.01%: 2 μsand hold circuits and many other circuits requiring low
input offset voltage, low input bias current, high input
impedance, high slew rate and wide bandwidth. The
devices also exhibit low noise and offset voltage drift.
Typical Connection
Connection Diagram
Figure 1. PDIP/SOIC Package (Top View)
See Package Number D0008A or P0008E
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2BI-FET II is a trademark of dcl_owner.
3All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 1998–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TL082-N
SNOSBW5C –APRIL 1998–REVISED APRIL 2013
www.ti.com
Simplified Schematic
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings (1)(2)
Supply Voltage ±18V
Power Dissipation(3) (4)
Operating Temperature Range 0°C to +70°C
Tj(MAX) 150°C
Differential Input Voltage ±30V
Input Voltage Range (5) ±15V
Output Short Circuit Duration Continuous
Storage Temperature Range −65°C to +150°C
Lead Temp. (Soldering, 10 seconds) 260°C
ESD rating to be determined.
(1) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not ensure specific performance limits.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
(3) The power dissipation limit, however, cannot be exceeded.
(4) For operating at elevated temperature, the device must be derated based on a thermal resistance of 115°C/W junction to ambient for the
P0008E package.
(5) Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
2Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: TL082-N
TL082-N
www.ti.com
SNOSBW5C –APRIL 1998–REVISED APRIL 2013
DC Electrical Characteristics (1)
TL082C
Symbol Parameter Conditions Units
Min Typ Max
VOS Input Offset Voltage RS= 10 kΩ, TA= 25°C 5 15 mV
Over Temperature 20 mV
ΔVOS/ΔT Average TC of Input Offset Voltage RS= 10 kΩ10 μV/°C
IOS Input Offset Current Tj= 25°C, (1) (2) 25 200 pA
Tj≤70°C 4 nA
IBInput Bias Current Tj= 25°C, (1) (2) 50 400 pA
Tj≤70°C 8 nA
RIN Input Resistance Tj= 25°C 1012 Ω
AVOL Large Signal Voltage Gain VS= ±15V, TA= 25°C, 25 100 V/mV
VO= ±10V, RL= 2 kΩ
Over Temperature 15 V/mV
VOOutput Voltage Swing VS= ±15V, RL= 10 kΩ±12 ±13.5 V
VCM Input Common-Mode Voltage VS= ±15V ±11 +15 V
Range −12 V
CMRR Common-Mode Rejection Ratio RS≤10 kΩ70 100 dB
PSRR Supply Voltage Rejection Ratio (3) 70 100 dB
ISSupply Current 3.6 5.6 mA
(1) These specifications apply for VS= ±15V and 0°C ≤TA≤+70°C. VOS, IBand IOS are measured at VCM = 0.
(2) The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature,
Tj. Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation
the junction temperature rises above the ambient temperature as a result of internal power dissipation, PD. Tj= TA+θjA PDwhere θjA is
the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
(3) Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with
common practice. VS= ±6V to ±15V.
AC Electrical Characteristics (1)
TL082C
Symbol Parameter Conditions Units
Min Typ Max
Amplifier to Amplifier Coupling TA= 25°C, f = 1Hz-20 kHz −120 dB
(Input Referred)
SR Slew Rate VS= ±15V, TA= 25°C 8 13 V/μs
GBW Gain Bandwidth Product VS= ±15V, TA= 25°C 4 MHz
enEquivalent Input Noise Voltage TA= 25°C, RS= 100Ω, 25 nV/√Hz
f = 1000 Hz
inEquivalent Input Noise Current Tj= 25°C, f = 1000 Hz 0.01 pA/√Hz
THD Total Harmonic Distortion AV= +10, RL= 10k, <0.02 %
VO= 20 Vp −p,
BW = 20 Hz−20 kHz
(1) These specifications apply for VS= ±15V and 0°C ≤TA≤+70°C. VOS, IBand IOS are measured at VCM = 0.
Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: TL082-N
TL082-N
SNOSBW5C –APRIL 1998–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics
Input Bias Current Input Bias Current
Figure 2. Figure 3.
Positive Common-Mode Input
Supply Current Voltage Limit
Figure 4. Figure 5.
Negative Common-Mode Input
Voltage Limit Positive Current Limit
Figure 6. Figure 7.
4Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: TL082-N
TL082-N
www.ti.com
SNOSBW5C –APRIL 1998–REVISED APRIL 2013
Typical Performance Characteristics (continued)
Negative Current Limit Voltage Swing
Figure 8. Figure 9.
Output Voltage Swing Gain Bandwidth
Figure 10. Figure 11.
Bode Plot Slew Rate
Figure 12. Figure 13.
Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: TL082-N
TL082-N
SNOSBW5C –APRIL 1998–REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics (continued)
Distortion
vs Undistorted Output
Frequency Voltage Swing
Figure 14. Figure 15.
Open Loop Frequency Common-Mode Rejection
Response Ratio
Figure 16. Figure 17.
Power Supply Rejection Equivalent Input Noise
Ratio Voltage
Figure 18. Figure 19.
6Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: TL082-N
TL082-N
www.ti.com
SNOSBW5C –APRIL 1998–REVISED APRIL 2013
Typical Performance Characteristics (continued)
Open Loop Voltage
Gain (V/V) Output Impedance
Figure 20. Figure 21.
Inverter Setting Time
Figure 22.
Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: TL082-N
TL082-N
SNOSBW5C –APRIL 1998–REVISED APRIL 2013
www.ti.com
Pulse Response
Small Signal Inverting Large Signal Inverting
Figure 23. Figure 24.
Small Signal Non-Inverting Large Signal Non-Inverting
Figure 25. Figure 26.
8Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: TL082-N
TL082-N
SNOSBW5C –APRIL 1998–REVISED APRIL 2013
www.ti.com
APPLICATION HINTS
These devices are op amps with an internally trimmed input offset voltage and JFET input devices (BI-FET II).
These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for
clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large
increase in input current. The maximum differential input voltage is independent of the supply voltages. However,
neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to
flow which can result in a destroyed unit.
Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and
force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on
both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input
back within the common-mode range again puts the input stage and thus the amplifier in a normal operating
mode.
Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if
both inputs exceed the limit, the output of the amplifier will be forced to a high state.
The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain
bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings
to within 3V of the negative supply, an increase in input offset voltage may occur.
Each amplifier is individually biased by a zener reference which allows normal circuit operation on ±6V power
supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.
The amplifiers will drive a 2 kΩload resistance to ±10V over the full temperature range of 0°C to +70°C. If the
amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the
negative voltage swing and finally reach an active current limit on both positive and negative swings.
Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in
polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through
the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed
unit.
Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.
As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in
order to ensure stability. For example, resistors from the output to an input should be placed with the body close
to the input to minimize “pick-up” and maximize the frequency of the feedback pole by minimizing the
capacitance from the input to ground.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and
capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole.
In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed
loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less
than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the
input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor
and the resistance it parallels is greater than or equal to the original feedback pole time constant.
10 Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: TL082-N
TL082-N
SNOSBW5C –APRIL 1998–REVISED APRIL 2013
www.ti.com
Typical Applications
• All potentiometers are linear taper
• Use the LF347 Quad for stereo applications
All controls flat.
Bass and treble boost, mid flat.
Bass and treble cut, mid flat.
Mid boost, bass and treble flat.
Mid cut, bass and treble flat.
Figure 28. Three-Band Active Tone Control
12 Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: TL082-N
TL082-N
www.ti.com
SNOSBW5C –APRIL 1998–REVISED APRIL 2013
and are separate isolated grounds
Matching of R2's, R4's and R5's control CMRR
With AVT = 1400, resistor matching = 0.01%: CMRR = 136 dB
• Very high input impedance
• Super high CMRR
Figure 29. Improved CMRR Instrumentation Amplifier
Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: TL082-N
TL082-N
SNOSBW5C –APRIL 1998–REVISED APRIL 2013
www.ti.com
REVISION HISTORY
Changes from Revision B (April 2013) to Revision C Page
• Changed layout of National Data Sheet to TI format .......................................................................................................... 15
16 Submit Documentation Feedback Copyright © 1998–2013, Texas Instruments Incorporated
Product Folder Links: TL082-N
PACKAGE OPTION ADDENDUM
www.ti.com 26-Sep-2017
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
TL082CM/NOPB ACTIVE SOIC D 8 95 Green (RoHS
& no Sb/Br) CU SN Level-1-260C-UNLIM 0 to 70 TL
082CM
TL082CMX/NOPB ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU SN Level-1-260C-UNLIM 0 to 70 TL
082CM
TL082CP/NOPB ACTIVE PDIP P 8 40 Green (RoHS
& no Sb/Br) CU SN Level-1-NA-UNLIM 0 to 70 TL082
CP
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
PACKAGE OPTION ADDENDUM
www.ti.com 26-Sep-2017
Addendum-Page 2
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TL082-N :
•Automotive: TL082-Q1
NOTE: Qualified Version Definitions:
•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
TL082CMX/NOPB SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 24-Aug-2017
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TL082CMX/NOPB SOIC D 8 2500 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 24-Aug-2017
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated
