1
Date: 11/29/04 SP6680 High Efficiency Buck/Boost Charge Pump Regulator © Copyright 2004 Sipex Corporation
High Efficiency Buck/Boost Charge Pump Regulator
SP6680
Ideal For Sim Card Applications In
Cellular Phones
Low Profile, Inductorless Regulator
Up To 96% Power Efficiency
+2.7V to +6.3V Input Voltage Range
5.8V Output Voltage
60mA Output Current
75µA Quiescent Current
4µA Shutdown Current
External 32.768kHz Clock Input
Three Programmable Charge Pump
Frequencies: 8.192kHz, 32.768kHz,
and 262.14kHz
The SP6680 is a charge pump ideal for converting a +3.6V Li-Ion battery input to a +5.0V
regulated output. An input voltage range of +2.7V to +6.3V is converted to a regulated output
of 5.8V. The SP6680 device will operate at three different switching frequencies correspond-
ing to three different output resistances and load current ranges. An external 32.768kHz
nominal clock signal is used to produce three synchronized pump frequencies through the use
an internal phase look loop of an to drive the charge pump. Two control inputs can adjust the
internal pump frequency on the fly to 8.192kHz (fINPUT / 4), 32.768kHz (fINPUT x 1), or 262.14kHz
(fINPUT x 8). The charge pump configuration dynamically changes to optimize power efficiency.
At low input voltages the charge pump doubles the input while at higher inputs the output is
1.5 times the input. The SP6680 can deliver high power efficiencies up to 96% with low
quiescent currents from 75µA to 800µA. The SP6680 is offered in a 10-Pin µSOIC package.
V
OUT
= +5.8V
C/4
Cx8
CLK
GND
SP6680
8
CF1P CF1N CF2P CF2N
4.7µF2.2µF 2.2µF
2910 7
1
645
3
+3.6V
Lithium-Ion
Battery
SP6200
CMOS
LDO
+5.0V output
V
IN
2.2µF
2.2µF
GND
V
IN
V
OUT
*All Capacitors Are Ceramic
Now Available in Lead Free Packaging
DESCRIPTION
TYPICAL APPLICATION CIRCUIT
VOUT
CF1P
VIN
C/4
CX8
SP6680
10 Pin MSOP
1
2
3
4
5
10
9
8
7
6
CF2P
CF1N
GND
CF2N
CLK
Internal Oscillator At 16.7kHz, When
CLK Pin Is Held High
Space Saving 10-Pin µSOIC Package
®
2
Date: 11/29/04 SP6680 High Efficiency Buck/Boost Charge Pump Regulator © Copyright 2004 Sipex Corporation
ABSOLUTE MAXIMUM RATINGS
These are stress ratings only and functional operation
of the device at these ratings or any other above those
indicated in the operation sections of the specifications
below is not implied. Exposure to absolute maximum
rating conditions for extended periods of time may
affect reliability.
VIN.........................................................-0.3V to +7.0V
VOUT......................................................-0.3V to +7.0V
IOUT....................................................................100mA
Storage Temperature........................-65˚C to +150˚C
Power Dissipation Per Package
10-pin mSOIC
(derate 8.84mW/OC above +70OC)..................720mW
Junction Temperature........................................125˚C
VIN = +2.7 to +6.3V, fCLK = 32.768kHz, CIN = 4.7µF (ceramic), CF1 = CF2 = COUT = 2.2µF, (ESR = 0.03 ) and TAMB = -40°C to +85°C unless otherwise
noted.
RETEMARAP.NIM.PYT.XAMSTINUSNOITIDNOC
V,egatloVylppuS
NI
57.26.33.6V
I,tnerruCtnecseiuQ
Q
57
071
008
051
003
0051
µAf
PMUP
f=
KLC
4/
f
KLC
f=
PMUP
V
NI
V2.4=
f
PMUP
f=
KLC
8x
VotnitnerruChsuR-nI
NI
,
I
HSURNI
005AmV<V7.2
NI
1etoN,V3.6<
I,tnerruCffO
FFO
4.401µAV
NI
C˚07+otC˚04-,tneserptonkcolc,V2.4=
,ycneuqerFkcolCtupnI
f
LCK
867.23zHk)yllanretxedeilppus(lanoitarepO
f,ycneuqerFpmuP
PMUP
)2etoN(
0
867.23
291.8
41.262
7.61
zHk
f
KLC
tupnion
tneserp
tneserp
tneserp
hgih
tupninip4/C
X
wol
hgih
X
wol
tupninip8xC
X
wol
wol
hgih
wol
egatloVdlohserhTtupnI
V
LI
V
HI
3.1
4.0V f=stupnilatigiD
KLC
f,
KLC
f,4/
KLC
8x
f=stupnilatigiD
KLC
f,
KLC
f,4/
KLC
8x
tnerruCtupnI
I
)wol(NI
I
)hgih(NI
1.0
0.1
01
01
µAf=stupnilatigiD
KLC
f,
KLC
f,4/
KLC
8x
f=stupnilatigiD
KLC
f,
KLC
f,4/
KLC
8x
,egatloVnoitisnarTedoM
V,2Xot5.1X
NI
gnillaf
55.3
55.3
07.3
07.3
58.3
58.3 Vf
=pmup
f
KLC
I,4/
DAOL
Am1=
f
pmup
f,
,KLC
I
DAOL
Am5=
edoMrofsiseretsyH
egatloVnoitisnarT 05ppVmV
NI
Votgnisir
NI
gnillaf
:esnopseRtneisnarT
tneisnarTmumixaM
edutilpmA5.1
5.1
5.1
%
I
DAOL
001 µAm2otA
Am02otAm2
Am06otAm02
t
5µs
5µs
5µs
f
PMUP
zHk291.8
zHk867.23
zHk41.262
ELECTRICAL CHARA CTERISTICS
3
Date: 11/29/04 SP6680 High Efficiency Buck/Boost Charge Pump Regulator © Copyright 2004 Sipex Corporation
VIN = +2.7 to +6.3V, fCLK = 32.768kHz, CIN = 4.7µF (ceramic), CF1 = CF2 = COUT = 2.2µF, and TAMB = -40°C to +85°C unless otherwise noted.
Note 1: fCLK applied 10ms after VIN is present.
RETEMARAP.NIM.PYT.XAMSTINUSNOITIDNOC
R,ecnatsiseRtuptuO
TUO
06
02
5.21
03
V
NI
V58.3
V58.3
V58.3
I
DAOL
Am2
Am01
Am04
f
PMUP
zHk291.8
zHk867.23
zHk41.262
edom
2X
2X
2X
V,egatloVtuptuOegarevA
TUO
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
8.5
8.5
6.5
6.5
8.5
8.5
5.5
6.5
6.5
8.5
3.5
8.5
3.6
3.6
3.6
3.6
3.6
3.6
3.6
3.6
3.6
3.6
3.6
3.6
V
V
NI
V0.3
V55.3
V58.3
V3.6
V0.3
V55.3
V58.3
V3.6
V0.3
V55.3
V58.3
V3.6
I
DAOL
Am2
Am2
Am2
Am2
Am01
Am01
Am01
Am01
Am04
Am04
Am04
Am04
f
PMUP
zHk291.8
zHk291.8
zHk291.8
zHk291.8
zHk867.23
zHk867.23
zHk867.23
zHk867.23
zHk41.262
zHk41.262
zHk41.262
zHk41.262
edom
2X
2X
5.1X
5.1X
2X
2X
5.1X
5.1X
2X
2X
5.1X
5.1X
P,ycneiciffErewoP
FFE
39
08
29
45
69
08
29
75
29
18
19
06
%
V
NI
V0.3
V55.3
V58.3
V3.6
V0.3
V55.3
V58.3
V3.6
V0.3
V55.3
V58.3
V3.6
I
DAOL
Am2
Am2
Am2
Am2
Am01
Am01
Am01
Am01
Am04
Am04
Am04
Am04
f
PMUP
zHk291.8
zHk291.8
zHk291.8
zHk291.8
zHk867.23
zHk867.23
zHk867.23
zHk867.23
zHk41.262
zHk41.262
zHk41.262
zHk41.262
edom
2X
2X
5.1X
5.1X
2X
2X
5.1X
5.1X
2X
2X
5.1X
5.1X
ELECTRICAL CHARA CTERISTICS
4
Date: 11/29/04 SP6680 High Efficiency Buck/Boost Charge Pump Regulator © Copyright 2004 Sipex Corporation
PIN ASSIGNMENTS
Pin 1— VOUT — Regulated charge pump output
from +5.2V to +6.3V. The output voltage is
regulated to 5.8V nominal output.
Pin 2 — CF1P — Positive terminal to the charge
pump flying capacitor, CF1.
Pin 3 — VIN — Input pin for the +2.7V to +6.3V
supply voltage.
Pin 4 — C/4 — This is a control line for the
internal charge pump frequency. When this
control line is forced to a logic high, the
internal charge pump frequency is set to 1/4 of
the CLK frequency, provided that Cx8 is
low.
Pin 5 — Cx8 — This is a control line for the
internal charge pump frequency. When this
control line is forced to a logic high, the
internal charge pump frequency is set to x8 of
the CLK frequency.
PINOUT
Pin 6 — CLK — 32.768kHz Clock. Connect
this input pin to an external 32.768kHz clock
to drive the frequency of the charge pump.
Logic low inputs on the C/4 and Cx8 pins sets
the internal charge pump frequency accord-
ing to Table 1. Shutdown mode for the
device is set when there is no clock signal
present on this input pin, or when it is pulled
to ground.
Pin 7 — CF2N — Negative terminal to the
charge pump flying capacitor, CF2.
Pin 8 — GND — Ground reference.
Pin 9 — CF2P — Positive terminal to the charge
pump flying capacitor, CF2.
Pin 10 — CF1N — Negative terminal to the
charge pump flying capacitor, CF2.
V
OUT
CF1P
V
IN
C/4
CX8
SP6680
10 Pin MSOP
1
2
3
4
5
10
9
8
7
6
CF2P
CF1N
GND
CF2N
CLK
5
Date: 11/29/04 SP6680 High Efficiency Buck/Boost Charge Pump Regulator © Copyright 2004 Sipex Corporation
DESCRIPTION
The SP6680 device is a regulated CMOS charge
pump voltage converter that can be used to
convert a +2.7V to +6.3V input voltage to a
nominal +5.2V to +6.3V output. These devices
are ideal for cellular phone designs involving
battery-powered and/or board level voltage
conversion applications.
An external clock signal with a frequency of
32.768kHz nominal is required for device
operation. A designer can set the SP6680 device
to operate at 3 different charge pump frequencies:
8.192kHz (fINPUT / 4), 32.768kHz (fINPUT x 1), and
262.14kHz (fINPUT x 8). The three frequencies
correspond to three nominal load current ranges:
2mA, 20mA, and 60mA, respectively. The
SP6680 device optimizes for high power
efficiency with a low quiescent current of 100µA
at 8.198kHz, 200µA at 32.768kHz, and 1.0mA
at 262.14kHz. When there is no external clock
signal input, the device is in a low-power
shutdown mode drawing 4.4µA (typical) current.
The SP6680 device is ideal for designs using
+3.6V lithium ion batteries such as cell phones,
PDAs, medical instruments, and other portable
equipment. For designs involving power sources
above +2.7V up to +6.3V, the internal charge
pump switch architecture dynamically selects an
operational mode that optimizes efficiency. The
SP6680 device regulates the maximum output
voltage in steady state to +6.3V.
THEORY OF OPERATION
There are seven major circuit blocks for the
SP6680 device. Refer to Figure 1.
1) The Voltage Reference contains a band gap
and other circuits that provide the proper current
biases and voltage references used in the other
blocks.
2) The Clock Manager accepts the digital input
voltage levels (including the input clock) and
translates them to VCC and 0V. It also determines
if a clock is present in which case the device is
powered up. If the CLK input is left floating or
pulled near ground, the device shuts down and
VIN is shorted to VOUT. The worst case digital low
is 0.4V and the worst case digital high is 1.3V.
This block contains a synthesizer that generates
the internal pump clock which runs at the
frequency controlled with the C/4 and Cx8 logic
pins.
3) The Charge Pump Switch Configuration
Control determines the pump configuration
depending upon VIN as described earlier and
programs the Clock Phase Control. For an input
supply voltage from +2.7V to +3.7V, an X2
doubling architecture is enabled. This mode
requires one flying capacitor and one output
capacitor. For an input supply voltage greater
than +3.7V up to +6.3V, an X1.5 multiplier
architecture is enabled. This mode requires two
flying capacitors and one output capacitor.
Figure 1. Internal Block Diagram of the SP6680
Charge
Pump
Switches
Voltage
Reference CF1P
CF1N
CLK
Cx8
C/4
Clock
Manager Drivers
V
IN
GND
SP6680
2
9
8
6
5
4
3
Clock Phase
Control
Charge Pump Switch
Configuration Control
V
OUT
Control
V
OUT
1
CF2P
CF2N
10
7CF2
C
OUT
CF1
6
Date: 11/29/04 SP6680 High Efficiency Buck/Boost Charge Pump Regulator © Copyright 2004 Sipex Corporation
4) The Clock Phase Control accepts the clock
and mode control generated by the Clock Manager
and the Charge Pump Switch Configuration
Control. This block then provides several clock
phases going to the Drivers block.
5) The VOUT Control regulates the Clock Phase
Control to ensure VOUT does not exceed +6.0V.
6) The Drivers block drives the clock phase
information to the gates of the large pump
transistors.
7) The Charge Pump Switch block contains the
large transistors that transfer charge to the fly
and load capacitors.
In normal operation of the device VIN is connected
between +2.7 and 6.3V. Refer to Figure 2 for a
typical application circuit. When no clock is
present (CLK is floating or near ground) the
device is in shutdown and the output is connected
to the input. This shutdown feature will work
either in start up or after the device is pumping.
Once a clock is present, the band gap is activated,
but only if VIN > 2.3V. Otherwise the device
remains in shutdown mode. Once the reference
voltage is stable, the device begins the pumping
operation.
If VIN < 3.70V, the device is configured as a
doubler. However, if the output approaches
5.8V, the doubler action is truncated.
If VIN is above 3.70V, the device is reconfigured
and multiplies the input by a factor of 1.5. This
mode reduces the current drawn from the supply
and hence increases the power efficiency. If the
output approaches 5.8V again, the charge transfer
to the load capacitor is truncated.
APPLICATION INFORMATION
Refer to Figure 3 for a typical SIM card
application circuit with the SP6680.
Oscillator Control
The external clock frequency required to drive
the internal charge pump oscillator is 32.768kHz
(nominal) at the CLK pin. When there is no
clock signal present at the CLK pin, the SP6680
device is in a low-power shutdown mode.
C/4 and Cx8 are two control lines for the internal
charge pump oscillator. When the C/4 control
line is forced to a logic high and the Cx8 control
line is at a low, the internal charge pump oscillator
is set to 8.192kHz. When both the C/4 and Cx8
control lines are at a logic low, the internal
charge pump oscillator is set to the input clock
signal, 32.768kHz. When the C/4 control line is
forced to a logic high, the internal charge pump
oscillator is set to 262.14kHz.
Figure 2. Typical Application for the SP6680
CF1P
VIN
CF1N
GND
SP6680
5
3
2
1
4
CIN = 4.7µF
COUT = 2.2µF
VOUT
CF1 = 2.2µF
C/4
Cx8
Frequency
Control
Inputs CF2N
CF2P
CLK
10
9
8
7
6
CF2 = 2.2µF
Input Clock
7
Date: 11/29/04 SP6680 High Efficiency Buck/Boost Charge Pump Regulator © Copyright 2004 Sipex Corporation
Figure 3. Typical SIM Card Application Circuit for the SP6680
Any standard CMOS logic output is suitable for
driving the C/4 or Cx8 control lines as long as
logic low is less than 0.4V and logic high is
greater than 1.3V.
Efficiency
Power efficiency with the SP6680 charge pump
regulator is improved over standard charge pumps
doubler circuits by the inclusion of an 1.5X
output mode, as described in the Theory of
Operation section. The net result is an increase
in efficiency at battery inputs greater than 3.7 to
3.8V where the SP6680 switches to the 1.5X
mode. This is illustrated in figure 4 Efficiency vs
Input Voltage.
Capacitor Selection
In order to maintain the lowest output resistance,
input ripple voltage and output ripple voltage,
multi-layer ceramic capacitors with inherently
low ESR are recommended. Refer to Table 2 for
some suggested low ESR capacitors. Tables of
output resistance and ripple voltages for a vari-
ety of input, output and pump capacitors are
included here to use as a guide in capacitor
selection. Measured conditions are with CLK =
32kHz, 5mA output load and all capacitors are
2.2uF except when stated otherwise. A DC
power supply with added 0.25ohm output ESR
was used to simulate a Lithium Ion Battery as
shown in figure 5.
Figure 4. Efficiency vs Battery Voltage
Figure 5. Capacitor Selection Test Circuit
nipKLCnip4/Cnip8xCf
PMUP
tneserptonXX0
zHk867.23wolwolzHk867.23
zHk867.23wolhgihzHk41.262
zHk867.23hgihwolzHk291.8
zHk867.23hgihhgihzHk41.262
SP6680 Efficiency vs Battery Voltage
50
60
70
80
90
100
3.0 3.3 3.6 3.9 4.2
Battery Voltage (V)
8.192kHz, Iout = 2mA
32.768kHz, Iout = 10mA
262.14kHz, Iout = 40mA
Table 1. Control Line Logic for the Internal Charge
Pump Oscillator
VOUT = +5.2V to +6.3V
C/4
Cx8
CLK
GND
SP6680
8
CF1P CF1N CF2P CF2N
4.7µF2.2µF2.2µF
2910 7
1
645
3
+3.6V
Lithium-Ion
Battery
LDO
+5.0V output
VIN
2.2µF
2.2µF
Power Supply
HP3631A
1000µF
0.25ohm
0.75” Leads SP6680 EvBd
2.2µF Caps
VIN (p-p)
VOUT (p-p)
+
-
8
Date: 11/29/04 SP6680 High Efficiency Buck/Boost Charge Pump Regulator © Copyright 2004 Sipex Corporation
Table 3. Output Resistance vs Output Capacitance
All Ceramic Capacitors ESR < 0.05ohm
Cin, CF1, CF2 = 2.2uF, Vin = 3.85V, Iout = 5mA, CLK = 32kHz
Cout (uF) SP6680 Rout (ohms)
0.47 57
128
2.2 18
4.7 13
10 11
22 10
Table 4. Output Resistance vs Pump Capacitance
All Ceramic Capacitors ESR < 0.05ohm
Cin, Cout = 2.2uF, Vin = 3.85V, Iout = 5mA, CLK = 32kHz
CF1, CF2 (uF) SP6680 Rout (ohms)
0.47 39
124
2.2 18
4.7 15
10 14
22 13
#ENOHPELET/RERUTCAFUNAMREBMUNTRAP /ECNATICAPAC
EGATLOV
RSEXAM
zHk001@
ROTICAPAC
EPYT/EZIS
0016-308-748/KDTK522A1R5X2102C2.2 µV01/F030.0 R5X/5080
0016-308-748/KDTK574C1R5X6123C7.4 µV01/F020.0 R5X/6021
1149-844-348/XVAK522CZ60212.2 µV01/F030.0 R7X/6021
8880-529-748/neduYoyiaTGM522JB212KML2.2 µV01/F030.0 R5X/5080
8880-529-748/neduYoyiaTLM574JB613KML7.4 µV01/F020.0 R7X/6021
Board Layout
PC board layout is an important design consideration to mitigate switching current effects. High
frequency operation makes PC layout important for minimizing ground bounc and noise. Components
should be place as close to the IC as possible with connections made through short, low impedance
traces. To maximize output ripple voltage, use a ground plane and solder the IC's GND pin directly to
the ground plane.
Output Resistance with Various Output and Pump Capacitors
From Tables 3 & 4 it can be seen that increasing output capacitance alone reduces the output resistance
more than increasing pump capacitance. This offers the advantage of increasing one capacitor versus
two capacitors in the case for the pump capacitance.
Figure 2. Suggested Low ESR Cermic Surface Mount Capacitors.
9
Date: 11/29/04 SP6680 High Efficiency Buck/Boost Charge Pump Regulator © Copyright 2004 Sipex Corporation
Input Voltage Ripple with Various Input, Output and Pump Capacitors
Looking at Tables 5, 6 & 7 it can be seen that increasing the value of the input capacitor (Table 5) reduces
the input voltage ripple the most. Note that placement of this input bypass capacitor as close to the
SP6680 input is recommended. Also note that Table 7 shows that increasing the pump capacitor beyond
the values of the other capacitors (2.2uF) actually increases the input ripple voltage and is not
recommended.
Table 5. Input Voltage Ripple vs Input Capacitance
All Ceramic Capacitors ESR < 0.05ohm
Cout, CF1, CF2 = 2.2uF, Iout = 5mA, CLK = 32kHz
Vin = 3.55V (In Regulation) Vin = 3.85V (Not in Regulation)
Cin (uF) Vin Ripple mV (pp) Vin Ripple mV (pp)
0.47 296 30
1140 24
2.2 80 18
4.7 36 12
10 24 10
22 14 6
Table 6. Input Voltage Ripple vs Output Capacitance
All Ceramic Capacitors ESR < 0.05ohm
Cin, CF1, CF2 = 2.2uF, Iout = 5mA, CLK = 32kHz
Vin = 3.55V (In Regulation) Vin = 3.85V (Not in Regulation)
Cout (uF) Vin Ripple mV (pp) Vin Ripple mV (pp)
0.47 90 30
174 24
2.2 80 18
4.7 74 14
10 72 12
22 78 12
Table 7. Input Voltage Ripple vs Pump Capacitance
All Ceramic Capacitors ESR < 0.05ohm
Cin, Cout = 2.2uF, Iout = 5mA, CLK = 32kHz
Vin = 3.55V (In Regulation) Vin = 3.85V (Not in Regulation)
CF1, CF2 (uF) Vin Ripple mV (pp) Vin Ripple mV (pp)
0.47 76 26
176 20
2.2 80 18
4.7 154 16
10 162 16
22 162 14
10
Date: 11/29/04 SP6680 High Efficiency Buck/Boost Charge Pump Regulator © Copyright 2004 Sipex Corporation
Output Voltage Ripple with Various Input, Output and Pump Capacitors
From Tables 8, 9 & 10 it appears that increasing pump capacitance will reduce output voltage ripple
the most. But, as we saw previously in Table 7, input voltage ripple increases with increasing pump
capacitance and it is not recommended to use pump capacitors greater than the other capacitor values.
It is therefore recommended to use an output capacitor value equal to or slightly above the pump
capacitor value. Note that for most designs the SP6680 output will be followed by a Low Dropout
Regulator that will greatly reduce the output ripple.
Table 8. Output Voltage Ripple vs Input Capacitance
All Ceramic Capacitors ESR < 0.05ohm
Cout, CF1, CF2 = 2.2uF, Iout = 5mA, CLK = 32kHz
Vin = 3.55V (In Regulation) Vin = 3.85V (Not in Regulation)
Cin (uF) Vout Ripple mV (pp) Vout Ripple mV (pp)
0.47 90 52
192 52
2.2 104 52
4.7 102 52
10 106 52
22 108 52
Table 9. Output Voltage Ripple vs Output Capacitance
All Ceramic Capacitors ESR < 0.05ohm
Cin, CF1, CF2 = 2.2uF, Iout = 5mA, CLK = 32kHz
Vin = 3.55V (In Regulation) Vin = 3.85V (Not in Regulation)
Cout (uF) Vout Ripple mV (pp) Vout Ripple mV (pp)
0.47 102 64
1102 58
2.2 104 52
4.7 102 46
10 104 44
22 102 44
Table 10. Output Voltage Ripple vs Pump Capacitance
All Ceramic Capacitors ESR < 0.05ohm
Cin, Cout = 2.2uF, Iout = 5mA, CLK = 32kHz
Vin = 3.55V (In Regulation) Vin = 3.85V (Not in Regulation)
CF1, CF2 (uF) Vout Ripple mV (pp) Vout Ripple mV (pp)
0.47 365 200
1172 108
2.2 108 52
4.7 90 24
10 76 14
22 40 8
11
Date: 11/29/04 SP6680 High Efficiency Buck/Boost Charge Pump Regulator © Copyright 2004 Sipex Corporation
1
E1
e
Pin #1 indentifier must be indicated within this shaded area (D/2 * E1/2)
L1
L
R1
Ø
Ø1
R
Ø1
Seating Plane
Gauge Plane
L2
B
B
SYMBOL MIN NOM MAX
A--1.1
A1 0 - 0.15
A2 0.75 0.85 0.95
b0.17 - 0.27
c0.08 - 0.23
D
E
E1
e
e1
L0.4 0.6 0.8
L1
L2
N-10-
R0.07 - -
R1 0.07 - -
ø0º-8º
ø1 - 15º
Note: Dimensions in (mm)
10 Pin MSOP JEDEC MO-187 (BA) Variation
3.00 BSC
4.90 BSC
3.00 BSC
0.50 BSC
2.00 BSC
0.95 REF
0.25 BSC
12
E/2
e1
E
D
c
WITH PLATING
BASE METAL
b
Section B-B
A2 A
A1
b
PACKAGE: 10 PIN MSOP
12
Date: 11/29/04 SP6680 High Efficiency Buck/Boost Charge Pump Regulator © Copyright 2004 Sipex Corporation
ORDERING INFORMATION
Part Number Temperature Range Package Type
SP6680EU .............................................. -40˚C to +85˚C ........................................ 10-pin MSOP
SP6680EU/TR ........................................ -40˚C to +85˚C ........................................ 10-pin MSOP
ANALOG EXCELLENCE
Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the
application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.
Corporation
Sipex Corporation
Headquarters:
233 South Hillview Drive
Milpitas, CA 95035
TEL: (408) 934-7500
FAX: (408) 935-7600
/TR = Tape and Reel
Pack quantity is 2500 for MSOP.
Available in lead free packaging. To order add "-L" suffix to part number.
Example: SP6680EU/TR = standard; SP6680EU-L/TR = lead free
CLICK HERE TO ORDER SAMPLES