400 MHz to 2700 MHz
Pre-driver RF Amplifier
Preliminary Technical Data ADL5320
Rev. PrB
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2007 Analog Devices, Inc. All rights reserved.
FEATURES FUNCTIONAL BLOCK DIAGRAM
12
(2)
3
Bias
RFin GND
GND
RFou
t
ADL5320
Operation from 400 MHz to 2700 MHz
Gain of +13.7 dB Gain at 2140 MHz
OIP3 of+42.0 dBm at 2140 MHz
P1dB +25.6 dBm at 2140 MHz
Noise Figure of 4.2 dB at 2140 MHz
5V power supply
104 mA Power Supply Current
Internal Active Biasing
Thermally Efficient SOT-89 Package
GENERAL DESCRIPTION
The ADL5320 is a broadband, linear pre-driver RF amplifier
that operates at frequencies from 400 MHz to 2700 MHz. The
device can be used in a wide variety of wired and wireless
applications, including ISM, WLL, PCS, GSM, CDMA and
WCDMA.
The ADL5320 operates with 5V supply voltage with a supply
current of 104 mA.
Figure 1.
The ADL5320 is fabricated on a GaAs HBT process. The device is
packaged in a low-cost SOT-89 that uses an exposed paddle for
excellent thermal impedance. It operates from −40°C to +85°C.
A fully populated evaluation board is also available.
ADL5320 Preliminary Technical Data
Rev. PrB | Page 2 of 10
TABLE OF CONTENTS
Features .............................................................................................. 1
General Description......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Absolute Maximum Ratings............................................................ 4
ESD Caution.................................................................................. 4
Pin Configuration and Function Descriptions..............................5
Typical Performance Characteristics ..............................................6
Evaluation Board ...............................................................................7
Outline Dimensions ....................................................................... 10
Ordering Guide .......................................................................... 10
REVISION HISTORY
5/07—Rev. PrB: Preliminary Version
Preliminary Technical Data ADL5320
Rev. PrB | Page 3 of 10
SPECIFICATIONS
VPOS = 5 V and TA = 25°C, unless otherwise noted.
Table 1.
Parameter Conditions Min Typ Max Unit
OVERALL FUNCTION
Frequency Range 400 2700 MHz
Input Return Loss (S11) −10 dB
Output Return Loss (S22) −10 dB
Reverse Isolation (S12) −26 dB
FREQUENCY = 880 MHz
Gain 17.9 dB
vs. Frequency ± 50 MHz ±0.4 dB
vs. Temperature −40°C ≤ TA ≤ +85°C ± 0.6 dB
vs. Supply 4.75 V to 5.25 V TBD dB
Output 1 dB Compression Point 25.8 dBm
Output Third-Order Intercept ∆f = 1 MHz , Output Power (POUT) = 10 dBm per tone 47.8 dBm
Noise Figure VPOS = 5 V 3.8 dB
FREQUENCY = 2140 MHz
Gain 13.7 dB
vs. Frequency ± 30 MHz ±0.2 dB
vs. Temperature −40°C ≤ TA ≤ +85°C ±0.9 dB
vs. Supply 4.75 V to 5.25 V TBD dB
Output 1 dB Compression Point 25.6 dBm
Output Third-Order Intercept ∆f = 1 MHz , POUT = 10 dBm per tone 42.0 dBm
Noise Figure VPOS = 5 V 4.2 dB
FREQUENCY = 2350 MHz
Gain 12.6 dB
vs. Frequency ± 50 MHz ±0.25 dB
vs. Temperature −40°C ≤ TA ≤ +85°C ±0.88 dB
vs. Supply 4.75 V to 5.25 V TBD dB
Output 1 dB Compression Point 26.1 dBm
Output Third-Order Intercept ∆f = 1 MHz , POUT = 10 dBm per tone 42.8 dBm
Noise Figure VPOS = 5 V 4.6 dB
POWER INTERFACE Pins RFOUT, Vcc
Supply Voltage 4.75 5 5.25 V
Supply Current 104 mA
vs. Temp −40°C ≤ TA ≤ +85°C 109 mA
Power Dissipation VPOS = 5V 520 mW
ADL5320 Preliminary Technical Data
Rev. PrB | Page 4 of 10
ABSOLUTE MAXIMUM RATINGS
Table Summary
Table 2.
Parameter Rating
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
Supply Voltage, VPOS 6 V
Input Power (re: 50 Ω) +20 dBm
660 mW Internal Power Dissipation (Paddle Soldered)
θJC (Junction to Paddle) TBD °C/W
TBD °C Maximum Junction Temperature
−40°C to +85°C Operating Temperature Range
ESD CAUTION
−65°C to +150°C Storage Temperature Range
Preliminary Technical Data ADL5320
Rev. PrB | Page 5 of 10
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
12
(2)
3
RFIN GND
GND
RFOU
T
ADL5320
Figure 2.
Table 3. Pin Function Descriptions
Pin No. Mnemonic Description
1 RFIN RF Input. Requires a dc blocking capacitor
2 GND Ground: Connect to a low impedance ground plane
3 RFOUT
RF Output and Supply Voltage: DC bias is provided to this pin through an inductor that is tied to the external
power supply . RF path requires a DC blocking capacitor.
Exposed Paddle: Internally connected to GND. Solder to a low impedance ground plane.
Exposed
Paddle
ADL5320 Preliminary Technical Data
Rev. PrB | Page 6 of 10
TYPICAL PERFORMANCE CHARACTERISTICS
34
36
38
40
42
44
46
48
50
-4-202468101214161820
Pout (dBm)
OIP3 (dBm)
800 MHz
850 MHz
880 MHz
900 MHz
960 MHz
15
16
17
18
19
20
21
22
23
24
25
26
27
800 820 840 860 880 900 920 940 960
Frequency (MHz)
Gain, P1dB (dB, dBm)
Gain 25 Deg
P1 dB 25 Deg
Gain -40 Deg
P1 dB -40 Deg
Gain 85 Deg
P1 dB 85 Deg
Figure 3. Gain and P1dB vs. Frequency and Temperature 800MHz – 960 MHz
Pout = 10 dBm
Figure 6. OIP3 vs. Pout and Frequency 800 MHz – 960 MHz
34
35
36
37
38
39
40
41
42
43
44
45
-4 -2 0 2 4 6 8 101214161820
Pout (dBm)
OIP3 (dBm)
2110 MHZ
2140 MHz
2170 MHz
10
12
14
16
18
20
22
24
26
28
2110 2120 2130 2140 2150 2160 2170
Frequency (MHz)
Gain, P1dB (dBm)
Gain_5V_25
P1dB_5V_25
Gain_5V_-40
P1dB_5V_-40
Gain_5V_85
P1dB_5V_85
Figure 7. OIP3 vs. Pout and Frequency 2100 MHz – 2170 MHz
Figure 4. Gain and P1dB vs. Frequency and Temperature 2110MHz – 2170
MHz Pout = 10 dBm
34
35
36
37
38
39
40
41
42
43
44
45
-4 -2 0 2 4 6 8 101214161820
Pout (dBm)
OIP3 (dBm)
2300 MHz
2350 MHz
2400 MHz
10
12
14
16
18
20
22
24
26
28
2300 2310 2320 2330 2340 2350 2360 2370 2380 2390 2400
Frequenc y (MHz)
Gain, P1dB (dB, dBm)
Gain_5V_25
P1dB_5V_25
Gain_5V_-40
P1dB_5V_-40
Gain_5V_85
P1dB_5V_85
Figure 8. OIP3 vs. Pout and Frequency 2300 MHz – 2400 MHz
Figure 5. Gain and P1dB vs. Frequency and Temperature 2300MHz – 2400 MHz
Pout = 10 dbm
Preliminary Technical Data ADL5320
Rev. PrB | Page 7 of 10
EVALUATION BOARD
The basic connections for operating the ADL5320 are shown in
Figure 9. The inputs and outputs should be ac coupled with
appropriately sized capacitors. DC bias is provided to the
amplifier via an inductor connected to the RF output pin. A bias
voltage of 5 V is recommended.
RFIN
GND
GND
RFOUT
12
(2)
3
ADL5320
C1
47 pF C2
47 p F
C3
6.8 pF C7
2.2 p F
C6 10 u F
C5 10 nF
C4 100 p F
L1
47 nH
V
supGnd
1234
RFIN RFOUT
Figure 9. Basic Connections default condition is for 800 MHz to 960 MHz
Table 4. Matching Component Spacing 800 MHz – 960 MHz
λ 1 λ 2 λ 3 λ 4
1
200 mils 75 mils 100 mils 350 mils
1 50 ohm traces 25 mils wide, substrate used is FR4
Figure 10. Evaluation Board Layout showing component placement 800 MHz to 960 MHz operation
ADL5320 Preliminary Technical Data
Rev. PrB | Page 8 of 10
Table 5. Evaluation Board Configuration Options 800 MHz - 960 MHz
Component Function Default Value
C1, C2 AC - coupling capacitors 0402 47 pF
C4, C5, C6 Power supply bypassing capacitors C4 0603 100 pF
C5 0603 10 nF
C6 1206 10μF
L1 DC bias inductor 0603 47 nH
C3, C7 Tuning capacitors C3 0402 6.8 pF
C7 0402 2.2 pF
Vsup, Gnd Power supply connections Vsup red testloop
Gnd Black testloop
Figure 11. Evaluation Board Layout showing component placement 2110 MHz to 2170 MHz operation
Table 5. Matching Component Spacing 2110 MHz – 2170 MHz
λ 1 λ 2 λ 3 λ 4
1
300 mils 75 mils 175 mils 275mils
1 50 ohm traces 25 mils wide, substrate used is FR4
Table 6. Evaluation Board Configuration Options 2110 MHz – 2170 MHz
Component Function Default Value
C1, C2 AC - coupling capacitors 0402 22 pF
C4, C5, C6 Power supply bypassing capacitors C4 0603 22 pF
C5 0603 10 nF
C6 1206 10μF
L1 DC bias inductor 0603 47 nH
C3, C7 Tuning capacitors C3 0402 0.5 pF
C7 0402 1.5 pF
Vsup, Gnd Power supply connections Vsup red testloop
Gnd Black testloop
Preliminary Technical Data ADL5320
Rev. PrB | Page 9 of 10
Figure 12. Evaluation Board Layout showing component placement 2300 MHz to 2400 MHz operation
Table 7. Matching Component Spacing 2300 MHz – 2400 MHz
λ 11λ 2 λ 3 λ 4
225 mils 75 mils 125 mils 125mils
1 50 ohm traces 25 mils wide, substrate used is FR4
Table 8. Evaluation Board Configuration Options 2300 MHz to 2400 MHz
Component Function Default Value
C1, C2 AC - coupling capacitors C1 0402 12 pF
C2 0402 2.2 pF
C4, C5, C6 Power supply bypassing capacitors C4 0603 12 pF
C5 0603 10 nF
C6 1206 10μF
L1 DC bias inductor 0603 15 nH
C3, C7 Tuning capacitors C3 0402 1.2 pF
C7 0402 1.0 pF
Vsup, Gnd Power supply connections Vsup red testloop
Gnd Black testloop
Figure 13. Evaluation Board Layout (BOTTOM)
ADL5320 Preliminary Technical Data
Rev. PrB | Page 10 of 10
OUTLINE DIMENSIONS
Figure 14. 3-Lead Small Outline Transistor Package [SOT-89]
(RK-3)
Dimensions shown in millimeters
ORDERING GUIDE
Model Temperature Range Package Description Package Option Branding Ordering Quantity
ADL5320ARKZ-R7 −40°C to +85°C 3 Lead SOT89 Tape and Reel RK-3 TBD TBD
1
ADL5320ARKZ-WP −40°C to +85°C 3 Lead SOT89 Wae Pack RK-3 TBD TBD
1
ADL5230-EVALZ Evaluation Board
1 Z = RoHS Compliant Part.
©2007 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
PR05840-0-5/07(PrB)
040407-A
*COMPLIANT TO JEDEC STANDARDS TO-243 WITH
EXCEPTION TO DIMENSIONS INDICATED BY AN ASTERISK.
4.25
3.94
4.60
4.40
*1.55 REF
1.50 TYP
3.00 TYP
END VIEW
2.60
2.30
1.20
0.90
1 2
(2)
3
*0.58
0.40 *0.52
0.32
1.60
1.40
0.44
0.35
