TL750L . . . LP PACKAGE
(TO-92, TO-226AA)
(TOP VIEW)
INPUT
COMMON
OUTPUT
OUTPUT
NC
NC
NC
INPUT
NC
COMMON
ENABLE
TL751L . . .P PACKAGE
(TOP VIEW)
8
7
6
5
1
2
3
4
OUTPUT
COMMON
COMMON
NC
INPUT
COMMON
COMMON
ENABLE
TL751L . . . D PACKAGE
(TOP VIEW)
8
7
6
5
1
2
3
4
8
7
6
5
OUTPUT
COMMON
COMMON
NC
INPUT
COMMON
COMMON
NC
TL750L . . . D PACKAGE
(TOP VIEW)
1
2
3
4
TL750L . . . KC PACKAGE
(TOP VIEW)
COMMON
OUTPUT
INPUT
COMMON
TL750L . . . KCS PACKAGE
(TOP VIEW)
COMMON
OUTPUT
INPUT
COMMON
TL750L . . . KTE PACKAGE
(TOP VIEW)
OUTPUT
COMMON
INPUT
COMMON
OUTPUT
COMMON
INPUT
COMMON
TL750L . . . KVU PACKAGE
(TOP VIEW)
TL750L . . . KTT PACKAGE
(TOP VIEW)
OUTPUT
COMMON
INPUT
COMMON
NC – No internal connection NC – No internal connection
NC – No internal connection
TL750L
TL751L
www.ti.com
.................................................................................................................................... SLVS017U SEPTEMBER 1987REVISED SEPTEMBER 2009
LOW-DROPOUT VOLTAGE REGULATORS
1FEATURES
Very Low Dropout Voltage, Less Than 0.6 V at Reverse Transient Protection Down to –50 V
150 mA Internal Thermal-Overload Protection
Very Low Quiescent Current Overvoltage Protection
TTL- and CMOS-Compatible Enable on TL751L Internal Overcurrent-Limiting Circuitry
Series Less Than 500-μA Disable (TL751L Series)
60-V Load-Dump Protection
DESCRIPTION/ORDERING INFORMATION
The TL750L and TL751L series of fixed-output voltage regulators offer 5-V, 8-V, 10-V, and 12-V options. The
TL751L series also has an enable (ENABLE) input. When ENABLE is high, the regulator output is placed in the
high-impedance state. This gives the designer complete control over power up, power down, or emergency
shutdown.
The TL750L and TL751L series are low-dropout positive-voltage regulators specifically designed for
battery-powered systems. These devices incorporate overvoltage and current-limiting protection circuitry, along
with internal reverse-battery protection circuitry to protect the devices and the regulated system. The series is
fully protected against 60-V load-dump and reverse-battery conditions. Extremely low quiescent current during
full-load conditions makes these devices ideal for standby power systems.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Copyright © 1987–2009, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TL750L
TL751L
SLVS017U SEPTEMBER 1987REVISED SEPTEMBER 2009....................................................................................................................................
www.ti.com
ORDERING INFORMATION(1)
VOTYP
TJPACKAGE (2) ORDERABLE PART NUMBER TOP-SIDE MARKING
AT 25°C
PowerFLEX™ KTE Reel of 2000 TL750L05CKTER TL750L05C
Tube of 75 TL750L05CD 50L05C
Reel of 2500 TL750L05CDR
SOIC D Tube of 75 TL751L05CD 51L05C
Reel of 2500 TL751L05CDR
5 V Bulk of 1000 TL750L05CLP
TO-226/TO-92 LP 750L05C
Reel of 2000 TL750L05CLPR
TO-220 KC Tube of 50 TL750L05CKC TL750L05C
TO-220 KCS Tube of 50 TL750L05CKCS TL750L05C
TO-252 KVU Reel of 2500 TL750L05CKVUR 750L05C
TO-263 KTT Reel of 500 TL750L05CKTTR 750L05C
Tube of 75 TL750L08CD
SOIC D 50L08C
8 V Reel of 2500 TL750L08CDR
0°C to 125°C TO-226/TO-92 LP Bulk of 1000 TL750L08CLP 750L08C
PDIP P Tube of 50 TL751L10CP TL751L10C
Tube of 75 TL750L10CD 50L10C
Reel of 2500 TL750L10CDR
SOIC D
10 V Tube of 75 TL751L10CD 51L10C
Reel of 2500 TL751L10CDR
Bulk of 1000 TL750L10CLP
TO-226/TO-92 LP 750L10C
Reel of 2000 TL750L10CLPR
Tube of 75 TL750L12CD 50L12C
Reel of 2500 TL750L12CDR
SOIC D
12 V Tube of 75 TL751L12CD 51L12C
Reel of 2500 TL751L12CDR
TO-226/TO-92 LP Bulk of 1000 TL750L12CLP 750L12C
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
DEVICE COMPONENT COUNT
Transistors 20
JFETs 2
Diodes 5
Resistors 16
2Submit Documentation Feedback Copyright © 1987–2009, Texas Instruments Incorporated
TL750L
TL751L
www.ti.com
.................................................................................................................................... SLVS017U SEPTEMBER 1987REVISED SEPTEMBER 2009
Absolute Maximum Ratings(1)
over operating junction temperature range (unless otherwise noted) MIN MAX UNIT
Continuous input voltage 26 V
Transient input voltage(2) TA= 25°C 60 V
Continuous reverse input voltage –15 V
Transient reverse input voltage t 100 ms –50 V
TJOperating virtual junction temperature 150 °C
Lead temperature 1,6 mm (1/16 in) for 10 s 260 °C
Tstg Storage temperature range –65 150 °C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The transient input voltage rating applies to the waveform shown in Figure 1.
Package Thermal Data(1)
PACKAGE BOARD θJC θJA
PDIP (P) High K, JESD 51-7 57°C/W 85°C/W
PowerFLEX™ (KTE) High K, JESD 51-5 3°C/W 23°C/W
SOIC (D) High K, JESD 51-7 39°C/W 97°C/W
TO-226/TO-92 (LP) High K, JESD 51-7 55°C/W 140°C/W
TO-220 (KC) High K, JESD 51-5 3°C/W 19°C/W
TO-220 (KCS) High K, JESD 51-5 3°C/W 19°C/W
TO-252 (KVU) High K, JESD 51-5 30.3°C/W
TO-263 (KTT) High K, JESD 51-5 18°C/W 25.3°C/W
(1) Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable ambient
temperature is PD= (TJ(max) TA)/θJA. Operating at the absolute maximum TJof 150°C can affect reliability.
Recommended Operating Conditions
over recommended operating junction temperature range (unless otherwise noted) MIN MAX UNIT
TL75xL05 6 26
TL75xL08 9 26
VIInput voltage V
TL75xL10 11 26
TL75xL12 13 26
VIH High-level ENABLE input voltage TL75xLxx 2 15 V
TJ= 25°C TL75xLxx –0.3 0.8
VIL (1) Low-level ENABLE input voltage V
TJ= 0°C to 125°C TL75xLxx –0.15 0.8
IOOutput current TL75xLxx 0 150 mA
TJOperating virtual junction temperature TL75xLxxC 0 125 °C
(1) The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for
ENABLE voltage levels and temperature only.
Copyright © 1987–2009, Texas Instruments Incorporated Submit Documentation Feedback 3
TL750L
TL751L
SLVS017U SEPTEMBER 1987REVISED SEPTEMBER 2009....................................................................................................................................
www.ti.com
TL75xL05 Electrical Characteristics(1)
VI= 14 V, IO= 10 mA, TJ= 25°C (unless otherwise noted) TL750L05
TL751L05
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
TJ= 25°C 4.8 5 5.2
Output voltage VI= 6 V to 26 V, IO= 0 to 150 mA V
TJ= 0°C to 125°C 4.75 5.25
VI= 9 V to 16 V 5 10
Input regulation voltage mV
VI= 6 V to 26 V 6 30
Ripple rejection VI= 8 V to 18 V, f = 120 Hz 60 65 dB
Output regulation voltage IO= 5 mA to 150 mA 20 50 mV
IO= 10 mA 0.2
Dropout voltage V
IO= 150 mA 0.6
Output noise voltage f = 10 Hz to 100 kHz 500 μV
IO= 150 mA 10 12
Quiescent current VI= 6 V to 26 V, IO= 10 mA, TJ= 0°C to 125°C 1 2 mA
ENABLE 2 V 0.5
(1) Pulse-testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects
must be taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 10-μF capacitor,
with equivalent series resistance of less than 0.4 , across the output.
TL75xL08 Electrical Characteristics(1)
VI= 14 V, IO= 10 mA, TJ= 25°C (unless otherwise noted) TL750L08
TL751L08
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
TJ= 25°C 7.68 8 8.32
Output voltage VI= 9 V to 26 V, IO= 0 to 150 mA V
TJ= 0°C to 125°C 7.6 8.4
VI= 10 V to 17 V 10 20
Input regulation voltage mV
VI= 9 V to 26 V 25 50
Ripple rejection VI= 11 V to 21 V, f = 120 Hz 60 65 dB
Output regulation voltage IO= 5 mA to 150 mA 40 80 mV
IO= 10 mA 0.2
Dropout voltage V
IO= 150 mA 0.6
Output noise voltage f = 10 Hz to 100 kHz 500 μV
IO= 150 mA 10 12
Quiescent current VI= 9 V to 26 V, IO= 10 mA, TJ= 0°C to 125°C 1 2 mA
ENABLE 2 V 0.5
(1) Pulse-testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects
must be taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 10-μF capacitor,
with equivalent series resistance of less than 0.4 , across the output.
4Submit Documentation Feedback Copyright © 1987–2009, Texas Instruments Incorporated
TL750L
TL751L
www.ti.com
.................................................................................................................................... SLVS017U SEPTEMBER 1987REVISED SEPTEMBER 2009
TL75xL10 Electrical Characteristics(1)
VI= 14 V, IO= 10 mA, TJ= 25°C (unless otherwise noted) TL750L10
TL751L10
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
TJ= 25°C 9.6 10 10.4
Output voltage VI= 11 V to 26 V, IO= 0 to 150 mA V
TJ= 0°C to 125°C 9.5 10.5
VI= 12 V to 19 V 10 25
Input regulation voltage mV
VI= 11 V to 26 V 30 60
Ripple rejection VI= 12 V to 22 V, f = 120 Hz 60 65 dB
Output regulation voltage IO= 5 mA to 150 mA 50 100 mV
IO= 10 mA 0.2
Dropout voltage V
IO= 150 mA 0.6
Output noise voltage f = 10 Hz to 100 kHz 700 μV
IO= 150 mA 10 12
Quiescent current VI= 11 V to 26 V, IO= 10 mA, TJ= 0°C to 125°C 1 2 mA
ENABLE 2 V 0.5
(1) Pulse-testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects
must be taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 10-μF capacitor,
with equivalent series resistance of less than 0.4 , across the output.
TL75xL12 Electrical Characteristics(1)
VI= 14 V, IO= 10 mA, TJ= 25°C (unless otherwise noted) TL750L12
TL751L12
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
TJ= 25°C 11.52 12 12.48
Output voltage VI= 13 V to 26 V, IO= 0 to 150 mA V
TJ= 0°C to 125°C 11.4 12.6
VI= 14 V to 19 V 15 30
Input regulation voltage mV
VI= 13 V to 26 V 20 40
Ripple rejection VI= 13 V to 23 V, f = 120 Hz 50 55 dB
Output regulation voltage IO= 5 mA to 150 mA 50 120 mV
IO= 10 mA 0.2
Dropout voltage V
IO= 150 mA 0.6
Output noise voltage f = 10 Hz to 100 kHz 700 μV
IO= 150 mA 10 12
Quiescent current VI= 13 V to 26 V, IO= 10 mA, TJ= 0°C to 125°C 1 2 mA
ENABLE 2 V 0.5
(1) Pulse-testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects
must be taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 10-μF capacitor,
with equivalent series resistance of less than 0.4 , across the output.
PARAMETER MEASUREMENT INFORMATION
The TL750L, TL751L series are low-dropout regulators. This means that capacitance loading is important to the
performance of the regulator because it is a vital part of the control loop. The capacitor value and its equivalent
series resistance (ESR) both affect the control loop and must be defined for the load range and temperature
range. Figure 1 shows the recommended range of ESR for a given load with a 10-μF capacitor on the output.
Copyright © 1987–2009, Texas Instruments Incorporated Submit Documentation Feedback 5
30
20
0 100 200
40
60
300 400 500 600
i
V − Transient Input Voltage − V
0
10
50
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
tr = 1 ms
TA = 25°C
VI = 14 V + 46e(−t/0.230)
for t 5 ms
t − Time − ms
IL − Load Current − mA
0.2
0.1
00 10
ESR − Equivalent Series Resistance −
0.3
0.4
0.5
0.024
0.6
0.7
0.8
0.9
1.0
Region of Best Stability
80 120 150
Potential Instability Region
CL = 10-µF Tantalum Capacitor
TA = −40°C to 125°C
Potential Instability Region
30
20
10
00 2 4
40
50
60
6 8 12 1410
VI − Input Voltage − V
− Input Current − mAII
20
15
5
00 1 2 3
− Input Current − mA
25
35
40
4 5 6
30
10
II
VI − Input Voltage − V
TL750L
TL751L
SLVS017U SEPTEMBER 1987REVISED SEPTEMBER 2009....................................................................................................................................
www.ti.com
TYPICAL CHARACTERISTICS
TL750L05
EQUIVALENT SERIES RESISTANCE TRANSIENT INPUT VOLTAGE
vs vs
LOAD CURRENT TIME
Figure 1. Figure 2.
TL750L05 TL750L12
INPUT CURRENT INPUT CURRENT
vs vs
INPUT VOLTAGE INPUT VOLTAGE
Figure 3. Figure 4.
6Submit Documentation Feedback Copyright © 1987–2009, Texas Instruments Incorporated
PACKAGE OPTION ADDENDUM
www.ti.com 21-Apr-2012
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
5962-9166901Q2A OBSOLETE LCCC FK 20 TBD Call TI Call TI
5962-9166901QPA OBSOLETE CDIP JG 8 TBD Call TI Call TI
TL750L05CD ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L05CDE4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L05CDG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L05CDR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L05CDRE4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L05CDRG4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L05CKC OBSOLETE TO-220 KC 3 TBD Call TI Call TI
TL750L05CKCE3 OBSOLETE TO-220 KC 3 TBD Call TI Call TI
TL750L05CKCS ACTIVE TO-220 KCS 3 50 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L05CKCSE3 ACTIVE TO-220 KCS 3 50 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L05CKTER OBSOLETE PFM KTE 3 TBD Call TI Call TI
TL750L05CKTTR ACTIVE DDPAK/
TO-263 KTT 3 500 Green (RoHS
& no Sb/Br) CU SN Level-3-245C-168 HR
TL750L05CKTTRG3 ACTIVE DDPAK/
TO-263 KTT 3 500 Green (RoHS
& no Sb/Br) CU SN Level-3-245C-168 HR
TL750L05CKVURG3 ACTIVE PFM KVU 3 2500 Green (RoHS
& no Sb/Br) CU SN Level-3-260C-168 HR
TL750L05CLP ACTIVE TO-92 LP 3 1000 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L05CLPE3 ACTIVE TO-92 LP 3 1000 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L05CLPM OBSOLETE TO-92 LP 3 TBD Call TI Call TI
TL750L05CLPR ACTIVE TO-92 LP 3 2000 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L05CLPRE3 ACTIVE TO-92 LP 3 2000 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L05CP OBSOLETE PDIP P 8 TBD Call TI Call TI
TL750L05QD OBSOLETE SOIC D 8 TBD Call TI Call TI
PACKAGE OPTION ADDENDUM
www.ti.com 21-Apr-2012
Addendum-Page 2
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
TL750L05QDR OBSOLETE SOIC D 8 TBD Call TI Call TI
TL750L05QKC OBSOLETE TO-220 KC 3 TBD Call TI Call TI
TL750L05QLP OBSOLETE TO-92 LP 3 TBD Call TI Call TI
TL750L05QP OBSOLETE PDIP P 8 TBD Call TI Call TI
TL750L08CD ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TL750L08CDE4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TL750L08CDG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TL750L08CDR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TL750L08CDRE4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TL750L08CDRG4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TL750L08CKC OBSOLETE TO-220 KC 3 TBD Call TI Call TI
TL750L08CLP ACTIVE TO-92 LP 3 1000 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L08CLPE3 ACTIVE TO-92 LP 3 1000 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L08CP OBSOLETE PDIP P 8 TBD Call TI Call TI
TL750L08QD OBSOLETE SOIC D 8 TBD Call TI Call TI
TL750L08QDR OBSOLETE SOIC D 8 TBD Call TI Call TI
TL750L08QKC OBSOLETE TO-220 KC 3 TBD Call TI Call TI
TL750L08QLP OBSOLETE TO-92 LP 3 TBD Call TI Call TI
TL750L10CD ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L10CDE4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L10CDG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L10CDR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L10CDRE4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
PACKAGE OPTION ADDENDUM
www.ti.com 21-Apr-2012
Addendum-Page 3
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
TL750L10CDRG4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L10CKC OBSOLETE TO-220 KC 3 TBD Call TI Call TI
TL750L10CLP ACTIVE TO-92 LP 3 1000 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L10CLPE3 ACTIVE TO-92 LP 3 1000 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L10CLPR ACTIVE TO-92 LP 3 2000 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L10CLPRE3 ACTIVE TO-92 LP 3 2000 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L10CP OBSOLETE PDIP P 8 TBD Call TI Call TI
TL750L10QD OBSOLETE SOIC D 8 TBD Call TI Call TI
TL750L10QDR OBSOLETE SOIC D 8 TBD Call TI Call TI
TL750L10QKC OBSOLETE TO-220 KC 3 TBD Call TI Call TI
TL750L10QLP OBSOLETE TO-92 LP 3 TBD Call TI Call TI
TL750L10QP OBSOLETE PDIP P 8 TBD Call TI Call TI
TL750L12CD ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L12CDE4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L12CDG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L12CDR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L12CDRE4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L12CDRG4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL750L12CKC OBSOLETE TO-220 KC 3 TBD Call TI Call TI
TL750L12CLP ACTIVE TO-92 LP 3 1000 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L12CLPE3 ACTIVE TO-92 LP 3 1000 Pb-Free (RoHS) CU SN N / A for Pkg Type
TL750L12CP OBSOLETE PDIP P 8 TBD Call TI Call TI
TL750L12QD OBSOLETE SOIC D 8 TBD Call TI Call TI
TL750L12QDR OBSOLETE SOIC D 8 TBD Call TI Call TI
TL750L12QKC OBSOLETE TO-220 KC 3 TBD Call TI Call TI
TL750L12QLP OBSOLETE TO-92 LP 3 TBD Call TI Call TI
PACKAGE OPTION ADDENDUM
www.ti.com 21-Apr-2012
Addendum-Page 4
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
TL750L12QP OBSOLETE SOIC D 8 TBD Call TI Call TI
TL751L05CD ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L05CDE4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L05CDG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L05CDR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L05CDRE4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L05CDRG4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L05CP OBSOLETE PDIP P 8 TBD Call TI Call TI
TL751L05MFKB OBSOLETE LCCC FK 20 TBD Call TI Call TI
TL751L05MJGB OBSOLETE CDIP JG 8 TBD Call TI Call TI
TL751L05QD OBSOLETE SOIC D 8 TBD Call TI Call TI
TL751L05QDR OBSOLETE SOIC D 8 TBD Call TI Call TI
TL751L05QP OBSOLETE PDIP P 8 TBD Call TI Call TI
TL751L10CD ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L10CDE4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L10CDG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L10CDR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L10CDRE4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L10CDRG4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L10CP ACTIVE PDIP P 8 50 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type
TL751L10CPE4 ACTIVE PDIP P 8 50 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type
TL751L10QD OBSOLETE SOIC D 8 TBD Call TI Call TI
PACKAGE OPTION ADDENDUM
www.ti.com 21-Apr-2012
Addendum-Page 5
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
TL751L10QP OBSOLETE PDIP P 8 TBD Call TI Call TI
TL751L12CD ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L12CDE4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L12CDG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L12CDR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L12CDRE4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L12CDRG4 ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TL751L12CP OBSOLETE PDIP P 8 TBD Call TI Call TI
TL751L12MFKB OBSOLETE LCCC FK 20 TBD Call TI Call TI
TL751L12MJGB OBSOLETE CDIP JG 8 TBD Call TI Call TI
TL751L12QD OBSOLETE SOIC D 8 TBD Call TI Call TI
TL751L12QDR OBSOLETE SOIC D 8 TBD Call TI Call TI
TL751L12QP OBSOLETE PDIP P 8 TBD Call TI Call TI
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
PACKAGE OPTION ADDENDUM
www.ti.com 21-Apr-2012
Addendum-Page 6
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
TL750L05CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL750L05CKTTR DDPAK/
TO-263 KTT 3 500 330.0 24.4 10.6 15.8 4.9 16.0 24.0 Q2
TL750L05CKVURG3 PFM KVU 3 2500 330.0 16.4 6.9 10.5 2.7 8.0 16.0 Q2
TL750L08CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL750L10CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL750L12CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL751L05CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL751L10CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
TL751L12CDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 20-Apr-2012
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TL750L05CDR SOIC D 8 2500 340.5 338.1 20.6
TL750L05CKTTR DDPAK/TO-263 KTT 3 500 340.0 340.0 38.0
TL750L05CKVURG3 PFM KVU 3 2500 340.0 340.0 38.0
TL750L08CDR SOIC D 8 2500 340.5 338.1 20.6
TL750L10CDR SOIC D 8 2500 340.5 338.1 20.6
TL750L12CDR SOIC D 8 2500 340.5 338.1 20.6
TL751L05CDR SOIC D 8 2500 340.5 338.1 20.6
TL751L10CDR SOIC D 8 2500 340.5 338.1 20.6
TL751L12CDR SOIC D 8 2500 340.5 338.1 20.6
PACKAGE MATERIALS INFORMATION
www.ti.com 20-Apr-2012
Pack Materials-Page 2
MECHANICAL DATA
MCER001A – JANUARY 1995 – REVISED JANUAR Y 1997
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
JG (R-GDIP-T8) CERAMIC DUAL-IN-LINE
0.310 (7,87)
0.290 (7,37)
0.014 (0,36)
0.008 (0,20)
Seating Plane
4040107/C 08/96
5
4
0.065 (1,65)
0.045 (1,14)
8
1
0.020 (0,51) MIN
0.400 (10,16)
0.355 (9,00)
0.015 (0,38)
0.023 (0,58)
0.063 (1,60)
0.015 (0,38)
0.200 (5,08) MAX
0.130 (3,30) MIN
0.245 (6,22)
0.280 (7,11)
0.100 (2,54)
0°–15°
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification.
E. Falls within MIL STD 1835 GDIP1-T8