




2N7000BU / 2N7000TA Advanced Small-Signal MOSFET

Features

- Fast Switching Times
- Improved Inductive Ruggedness
- Lower Input Capacitance
- Extended Safe Operating Area
- Improved High-Temperature Reliability

Description

These N-channel enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. These products minimize on-state resistance while providing rugged, reliable, and fast switching performance. They can be used in most applications requiring up to 400 mA DC and can deliver pulsed currents up to 2 A. These products are particularly suited for low-voltage, low-current applications, such as small servo motor control, power MOSFET gate drivers, and other switching applications.



1. Source 2. Gate 3. Drain

Ordering Information

Part Number	Marking	Package	Packing Method
2N7000BU	2N7000	TO-92 3L	Bulk
2N7000TA	2N7000	TO-92 3L	Ammo

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Values are at $T_C = 25^\circ\text{C}$ unless otherwise noted.

Symbol	Parameter	Value	Unit
V_{DSS}	Drain-to-Source Voltage	60	V
I_D	Continuous Drain Current ($T_C = 25^\circ\text{C}$)	200	mA
	Continuous Drain Current ($T_C = 100^\circ\text{C}$)	110	
I_{DM}	Drain Current Pulsed ⁽¹⁾	1000	mA
V_{GS}	Gate-to-Source Voltage	± 30	V
T_J, T_{STG}	Operating Junction and Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_L	Maximum Lead Temperature for Soldering Purposes, 1/8-inch from Case for 5 Seconds	300	$^\circ\text{C}$

Note:

1. Repetitive rating: pulse width limited by maximum junction temperature.

Thermal Characteristics⁽²⁾

Values are at $T_C = 25^\circ\text{C}$ unless otherwise noted.

Symbol	Parameter	Value	Unit
P_D	Total Power Dissipation ($T_C = 25^\circ\text{C}$)	400	mW
	Linear Derating Factor	3.2	mW/ $^\circ\text{C}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	312.5	$^\circ\text{C}/\text{W}$

Note:

2. Device mounted on FR-4 PCB, board size = 101.5 mm x 114.5 mm.

Electrical Characteristics

Values are at $T_C = 25^\circ\text{C}$ unless otherwise noted.


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	60			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	0.3		3.9	V
		$V_{DS} = V_{GS}, I_D = 1\ \text{mA}$	0.4		2.2	
I_{GSS}	Gate-Source Leakage, Forward	$V_{GS} = 15\ \text{V}$			100	nA
	Gate-Source Leakage, Reverse	$V_{GS} = -15\ \text{V}$			-100	
I_{DSS}	Drain-to-Source Leakage Current	$V_{DS} = 60\ \text{V}$			1	μA
		$V_{DS} = 45\ \text{V}, T_C = 125^\circ\text{C}$			1000	
$R_{DS(ON)}$	Static Drain-Source On-State Resistance ⁽³⁾	$V_{GS} = 10\ \text{V}, I_D = 0.5\ \text{A}$			5.0	Ω
g_{fs}	Forward Transconductance ⁽³⁾	$V_{DS} = 15\ \text{V}, I_D = 0.5\ \text{A}$	0.1	0.3		S
C_{iss}	Input Capacitance	$V_{GS} = 0\ \text{V}, V_{DS} = 25\ \text{V}, f = 1\ \text{MHz}$		30		pF
C_{oss}	Output Capacitance			12		pF
C_{rss}	Reverse Transfer Capacitance			3.0		pF
$t_{d(on)}$	Turn-On Delay	$V_{DD} = 30\ \text{V}, I_D = 0.5\ \text{A}, R_G = 15\ \Omega^{(3),(4)}$			10	ns
t_r	Rise Time				10	ns
$t_{d(off)}$	Turn-Off Delay				10	ns
t_f	Fall Time				10	ns

Notes:

- Pulse test: pulse width = 250 μs , duty cycle $\leq 2\%$.
- Essentially independent of operating temperature.

Physical Dimensions

TO-92



NOTES: UNLESS OTHERWISE SPECIFIED

- A) DRAWING WITH REFERENCE TO JEDEC TO-92 RECOMMENDATIONS.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DRAWING CONFORMS TO ASME Y14.5M-1994.
- D) TO-92 (92,94,96,97,98) PIN CONFIGURATION:

PIN	92			94			96			97			98		
	P	F	M	P	F	M	B	F	M	P	F	M	P	F	M
1	E	S	S	E	S	S	B	D	G	C	G	D	C	G	D
2	B	D	G	C	G	D	E	S	S	B	D	G	E	S	S
3	C	G	D	B	D	G	C	G	D	E	S	S	B	D	G

LEGEND:

- P - BIPOLAR
- F - JFET
- M - DMOS
- E - EMITTER
- B - BASE
- C - COLLECTOR
- D - DRAIN
- S - SOURCE
- G - GATE

- E) FOR PACKAGE 92, 94, 96, 97 AND 98: PIN CONFIGURATION DRAIN "D" AND SOURCE "S" ARE INTERCHANGEABLE AT JFET "F" OPTION.
- F) DRAWING FILENAME: MKT-ZA03DREV3.

Figure 1. 3-LEAD, TO-92, JEDEC TO-92 COMPLIANT STRAIGHT LEAD CONFIGURATION

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:


<http://www.fairchildsemi.com/dwg/ZA/ZA03D.pdf>

For current tape and reel specifications, visit Fairchild Semiconductor's online packaging area:

http://www.fairchildsemi.com/packinq_dwg/PKG-ZA03D_BK.pdf

Physical Dimensions (Continued)

TO-92



NOTES: UNLESS OTHERWISE SPECIFIED

- A. DRAWING CONFORMS TO JEDEC MS-013, VARIATION AC.
- B. ALL DIMENSIONS ARE IN MILLIMETERS.
- C. DRAWING CONFORMS TO ASME Y14.5M-2009.
- D. DRAWING FILENAME: MKT-ZA03REV3.
- E. FAIRCHILD SEMICONDUCTOR.

Figure 2. 3-LEAD, TO-92, MOLDED 0.200 IN LINE SPACING LD FORM (J61Z OPTION) (ACTIVE)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/dwg/ZA/ZA03F.pdf>






For current tape and reel specifications, visit Fairchild Semiconductor's online packaging area:

http://www.fairchildsemi.com/packaging_dwg/PKG-ZA03F.pdf



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- | | | | |
|---|--|---|---|
| AccuPower™ | F-PFS™ |  | Sync-Lock™ |
| AX-CAP®* | FRFET® | PowerXS™ |  |
| BitSiC™ | Global Power Resource™ | PowerTrench® | TinyBoost® |
| Build it Now™ | GreenBridge™ | PowerXS™ | TinyBuck® |
| CorePLUS™ | Green FPS™ | Programmable Active Droop™ | TinyCalc™ |
| CorePOWER™ | Green FPS™ e-Series™ | QFET® | TinyLogic® |
| CROSSVOLT™ | Gmax™ | QS™ | TINYOPTO™ |
| CTL™ | GTO™ | Quiet Series™ | TinyPower™ |
| Current Transfer Logic™ | IntelliMAX™ | RapidConfigure™ | TinyPWM™ |
| DEUXPEED® | ISOPLANAR™ |  | TinyWire™ |
| Dual Cool™ | Making Small Speakers Sound Louder and Better™ | Saving our world, 1mW/W/kW at a time™ | TranSiC™ |
| EcoSPARK® | MegaBuck™ | SignalWise™ | TriFault Detect™ |
| EfficientMax™ | MICROCOUPLER™ | SmartMax™ | TRUECURRENT®* |
| ESBC™ | MicroFET™ | SMART START™ | μSerDes™ |
|  | MicroPak™ | Solutions for Your Success™ |  |
| Fairchild® | MicroPak2™ | SPM® | UHC® |
| Fairchild Semiconductor® | MillerDrive™ | STEALTH™ | Ultra FRFET™ |
| FACT Quiet Series™ | MotionMax™ | SuperFET® | UniFET™ |
| FACT® | mWSaver® | SuperSOT™-3 | VcX™ |
| FAST® | OptoHiT™ | SuperSOT™-6 | VisualMax™ |
| FastvCore™ | OPTOLOGIC® | SuperSOT™-8 | VoltagePlus™ |
| FETBench™ | OPTOPLANAR® | SupreMOS® | XS™ |
| FPS™ | | SyncFET™ | |

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I66