User's Guide
SBAU206April 2015
ADS126xEVM-PDK
ADS126xEVM-PDK
This user's guide describes the operation and use of the ADS126x evaluation module (ADS126xEVM).
The ADS1262 and ADS1263 are low-noise, low-drift 32-bit delta-sigma analog-to-digital converters (ADC)
for precision industrial applications. The performance demonstration kit (PDK) is intended for prototyping
and evaluating the ADS1262 and ADS1263. The ADS126xEVM-PDK includes the ADS126xEVM daughter
card, MMB0 motherboard, A-to-B USB cable, 6-V wall-adapter power supply, and supporting software.
This document includes a detailed description of the hardware and software, bill of materials, and
schematic for the ADS126xEVM.
Throughout this document, the terms ADS126xEVM, demonstration kit, evaluation board, evaluation
module, and EVM are synonymous with the ADS126xEVM-PDK.
The following EVM-compatible devices and related documents are available through the Texas
Instruments website at www.ti.com.
Related Documents
Device Literature Number
ADS1262 SBAS661
ADS1263
TPS79225 SLVS337B
TPS72325 SLVS346C
E2E is a trademark of Texas Instruments, Inc.
Windows XP, Windows 7 are trademarks of Microsoft Corporation.
X2Y is a registered trademark of X2Y Attenuators, LLC.
All other trademarks are the property of their respective owners.
1
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
www.ti.com
Contents
1 ADS126xEVM Overview.................................................................................................... 4
1.1 EVM Features....................................................................................................... 4
1.2 Hardware Overview................................................................................................. 4
2 ADS126xEVM Hardware.................................................................................................... 5
2.1 Default Jumper and Switch Configuration....................................................................... 5
2.2 Quick Reference .................................................................................................... 6
2.3 Power Supply........................................................................................................ 7
2.4 ADC Clock Source Options...................................................................................... 11
2.5 Digital Interface, J1 ............................................................................................... 12
2.6 Analog Inputs ...................................................................................................... 13
3 ADS126xEVM Software................................................................................................... 17
3.1 ADCPro and ADS126xEVM Plugin Installation................................................................ 17
3.2 Connecting the Hardware........................................................................................ 17
3.3 Using ADCPro with the ADS126xEVM......................................................................... 18
3.4 Using the ADS126xEVM Plugin ................................................................................ 20
4 ADS126xEVM Schematic and Bill of Materials......................................................................... 31
4.1 Bill of Materials .................................................................................................... 31
List of Figures
1 ADS126xEVM Partitioning.................................................................................................. 4
2 ADS126xEVM connected to MMB0 motherboard....................................................................... 4
3 Default Jumper and Switch Settings ...................................................................................... 5
4 Power Supply Circuitry Schematic ........................................................................................ 7
5 Power-Supply Circuitry (Default Jumper Settings) ...................................................................... 7
6 MMB0 Configuration for the 6-V Wall Adapter........................................................................... 8
7 MMB0 Configuration for a Unipolar Bench Power Supply.............................................................. 9
8 MMB0 Configuration for a Bipolar Bench Power Supply.............................................................. 10
9 A) Schematic of ADS126xEVM Clocking Circuitry and B) Clocking Components on the ADS126xEVM ...... 11
10 Analog Input Support Circuitry on the ADS126xEVM ................................................................. 13
11 ADS126xEVM Ratiometric Connection Example ...................................................................... 15
12 J4 Thermocouple Input.................................................................................................... 16
13 Loading the ADS1262EVM Plugin in ADCPro ......................................................................... 18
14 EVM Connection Status................................................................................................... 18
15 ADS1262EVM Plugin Tabs ............................................................................................... 19
16 Loading a Test Plugin in ADCPro........................................................................................ 19
17 Tab 1 Settings .............................................................................................................. 20
18 Tab 2 Settings .............................................................................................................. 21
19 Tab 3 Settings .............................................................................................................. 22
20 Tab 4 Settings .............................................................................................................. 23
21 Tab 5 Settings .............................................................................................................. 24
22 Tab 6 Settings .............................................................................................................. 25
23 Tab 7 Settings .............................................................................................................. 26
24 Tab 8: Register Map ....................................................................................................... 27
25 Tab 9: Register Map ....................................................................................................... 28
26 Tab 10: Extras / About..................................................................................................... 29
27 Data Monitor Window...................................................................................................... 30
28 Status Byte Error Pop-up.................................................................................................. 30
List of Tables
1 Factory Default Settings .................................................................................................... 5
2ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
www.ti.com
2 Critical Connections ......................................................................................................... 6
3 J1, Serial Interface Header ............................................................................................... 12
4 ADS126x Analog Input Pin Functions ................................................................................... 14
5 ADS126xEVM Bill of Materials .......................................................................................... 31
3
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
Analog I/O Clock
ADS126x
Power
Digital I/O
ADS126xEVM Overview
www.ti.com
1 ADS126xEVM Overview
The ADS126xEVM-PDK is an evaluation module using the MMB0 hardware and ADCPro software
platform for evaluation of the ADS1262 and ADS1263 (both referenced to as ADS126x in this document).
The standalone ADS126xEVM is useful for prototyping designs and firmware.
1.1 EVM Features
Includes all required support circuitry for the ADS1262 and ADS1263
ADCPro evaluation software for Windows XP™ and Windows 7™ operating systems, with built-in
analysis tools
Configurable inputs, references, supplies, and clock sources
Easily accessible signals through test points and headers
1.2 Hardware Overview
The EVM layout is partitioned as follows: the analog input/output (I/O) section, digital I/O header, power
components, and clock circuitry. All these sections connect to the ADS126x TSSOP package located in
the center of the EVM. Figure 1 visually identifies each of these areas on the EVM.
Figure 1. ADS126xEVM Partitioning
Figure 2 shows the EVM connected to the MMB0 motherboard.
Figure 2. ADS126xEVM connected to MMB0 motherboard
The MMB0 provides two main functions:
1. Provides power to the ADS126xEVM
2. Interfaces between ADCPro and the ADS126x.
The default configuration of the MMB0 is sufficient to configure the ADS126x with a single supply. See
Section 2.3.2 to configure the EVM with bipolar supplies. A schematic of the MMB0 motherboard is
available at ftp://ftp.ti.com/pub/data_acquisition/ADCPro/Support/MMB0_Sch_RevD.PDF. The MMB0 is
intended to be used with the accompanying EVM software and does not have additional resources to
support the use as a firmware development platform.
4ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
ADS126x
www.ti.com
ADS126xEVM Hardware
2 ADS126xEVM Hardware
This section provides details about the ADS126xEVM hardware.
2.1 Default Jumper and Switch Configuration
The ADS126xEVM is factory configured with the jumper and switch settings shown in Figure 3 and listed
in Table 1. The ADS126xEVM operates with these default settings using a single supply and external
crystal oscillator.
Figure 3. Default Jumper and Switch Settings
Table 1. Factory Default Settings
Name Default Setting Function
JP1 Shorted Shorts IN4 to IN6 (for two-wire ratiometric measurements)
JP2 Shorted Used in conjunction with S1 for selecting or inputting the master clock
Connects IN5 to AVSS to setup a current-controlled reference voltage across
JP3 Shorted R17
JP4 1-2, 3-4, and 5-6 shorted Power supply connections to the ADS126x
JP5 Shorted Connects the thermocouple input J4.1 to AINCOM for biasing
S1 1-2 (right) Used in conjunction with JP2 to select master clock source
Selects unipolar or bipolar supplies for the ADS126x (the bipolar option
S2 2-3 and 5-6 (left) requires an additional bench supply)
NOTE: Shorted jumpers on JP4 are required to connect the ADS126x to AVDD, AVSS,
and DVDD power supplies. These jumpers can be removed for measuring
current, or for connecting an external power supply.
The JP2, JP3, and JP5 jumpers are not required. Theses jumpers modify the
analog input connections for biasing and ratiometric measurements. See
Section 2.6 for more details.
5
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
ADS126xEVM Hardware
www.ti.com
2.2 Quick Reference
Table 2 provides a quick summary of the key connections necessary for EVM operation. This information
is helpful when using an external processor or for monitoring EVM operation.
Table 2. Critical Connections
Function Header (Pin) Pin Name Description
CS J1.7 CS Chip select
SCLK J1.3 SCLK Serial clock
SPI DIN J1.11 DIN Data in
DOUT/DRDY J1.13 DOUT Data out
DRDY J1.15 DRDY Data ready
+3.3 V J5.9 +3.3V Digital supply
Power +5 V J5.3 +5V Analog supply
Channels 0-5 J3.1-6 AIN0-AIN5 Analog or reference inputs
Channels 6-7 J3.7-8 AIN6-AIN7 Analog inputs
Analog inputs Channels 8-9 J4.2,1 AIN8, AIN9 Thermocouple or analog inputs
Analog or common-reference
Channel 10 J3.10 AINCOM input
6ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
1 2
3 4
5 6
JP4
1
2
3
4
5
6
7
8
9
10
Pin #Signal
+VA
-VA
+5VA
-5VA
DGND
AGND
+1.8VD
VD1
+3.3VD
+5VD
MMB0 Signals
1
2
3
4
5
6
7
8
9
10
J5 DAUGHTER-POWER
+5V
GND
-5V
+3.3V
(Bottom Connects to MMB0)
Top and Bottom Side
AVDD AVSS DVDD
+3.3V
Power Measurement
TPS72325DBVT
-2.5V
IN
2
EN
3
OUT 5
BYP 4
GND 1
U3
TPS79225DBVT
+2.5V
IN
1
EN
3
OUT 5
BYP 4
GND 2
U2
GND
GND
+5V
GND
-5V
GND
+5V
GND
GNDGND
AVDD AVSS DVDD AVDD
AVSS
Positive Supply
Negative Supply
(-5V Supply must be supplied by user)
10uF
C29
10uF
C30
10uF
C31
1uF
C27
1uF
C32
100nF
C28
1
6
3
2
5
4
Pos 1
Pos 2
S2
CAS-220TB
Switch
Supply Polarity
AVDD
AVSS
DVDD
12
D1
DDZ6V2B-7
100nF
C33
GND
GND
GND1 GND2
-5V Input
or EXT Supply Jumpers
www.ti.com
ADS126xEVM Hardware
2.3 Power Supply
The ADS126x operates either from a single 5-V supply or from bipolar ±2.5V supplies. By default, the
MMB0 and ADS126xEVM are configured for single 5-V supply operation using the included 6-V wall-
adapter power supply. An additional –5-V supply voltage is required when using the ADS126xEVM with
bipolar supplies. Configuring the EVM and MMB0 for each of these cases is demonstrated in Section 2.3.1
and Section 2.3.2.
The ADS126xEVM is powered by the MMB0 motherboard, through the J5 header. The MMB0 is powered
through the 6-V wall adapter connected to J2. The MMB0 does not use USB power. Additional supplies
can be connected to the MMB0 through the J14 header. Figure 4 shows the relevant power supply
circuitry on the ADS126xEVM.
Figure 4. Power Supply Circuitry Schematic
The JP4 jumpers are required to power the ADS126x. Removing these jumpers allows for an external
power supply connection or an ammeter connection to monitor the supply currents. Mini-clip test points
may also be used to connect to the ADS126xEVM supplies. Figure 5 shows the JP4 jumpers, switch S2,
and the power-supply test points.
Figure 5. Power-Supply Circuitry (Default Jumper Settings)
7
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
+6V wall-adapter jack
Shorted jumpers (J12, J13B)
USB connector
ADS126xEVM Hardware
www.ti.com
2.3.1 Single 5-V Supply Configurations
To operate the EVM with a single 5-V supply, first check that switch S2 is in the default position (switched
to the left) and the JP4 jumpers are shorted as shown in Figure 5.
Next, configure the MMB0 motherboard in one of the following ways:
2.3.1.1 6-V, Wall-Adapter Power Supply (Default Configuration)
Make sure that the MMB0 jumpers J12 and J13B are shorted (default), as shown in Figure 6. In this
configuration, when the 6-V wall adapter is connected to J2, the MMB0 board generates the 5-V analog
supply and 3.3-V digital supply for the ADS126xEVM.
Figure 6. MMB0 Configuration for the 6-V Wall Adapter
NOTE: For clarity, the ADS126xEVM daughter card is not shown in Figure 6,Figure 7, or Figure 8.
The ADS126xEVM may need to be removed from the MMB0 motherboard to access the
MMB0 jumpers. Power down the MMB0 board when mounting or removing the
ADS126xEVM daughter card.
2.3.1.1.1 External Power-Supply Requirements
Nom Output Voltage: 6 VDC
Min Output Current: 500 mA
Efficiency Level V
NOTE: TI recommends using an external power supply that complies with applicable regional safety
standards such as (by example) UL, CSA, VDE, CCC, PSE, and so forth.
8ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Shorted jumper (J13B)
USB connector
+
±
Open jumper (J12)
5V
Power Input
www.ti.com
ADS126xEVM Hardware
2.3.1.2 Bench Power Supply
To use the MMB0 with an external bench power supply, remove the J12 jumper and leave it open, as
shown in Figure 7. Removing the jumper allows an external 5-V power supply to be connected to +5VA on
the J14 terminal block. Jumper J13B connects +5VA to +5VD and must remain shorted. In this
configuration, the MMB0 derives the 3.3-V digital supply for the ADS126xEVM from the 5-V bench supply,
and the bench supply directly supplies the analog supply voltage for the ADS126xEVM.
Figure 7. MMB0 Configuration for a Unipolar Bench Power Supply
9
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
Open jumper (J12)
Shorted jumper (J13B)
USB connector
5V
Power Input
5V
+
±
±
+
ADS126xEVM Hardware
www.ti.com
2.3.2 Bipolar ±2.5-V Supplies Configuration
To use the ADS126x with bipolar supplies, an external –5-V bench supply is required. If a negative supply
is not available, a positive 5-V supply capable of sinking current can be connected with reversed polarity.
First, configure the MMB0 in one of the configurations methods shown in Section 2.3.1.
Next, connect a –5-V supply to the -5VA net on terminal block J14, as shown in Figure 8.
After the MMB0 is configured, latch switch S2 (on the ADS126xEVM) into the 1-2 and 4-5 position
(switched to the right) to select the bipolar supply.
Figure 8. MMB0 Configuration for a Bipolar Bench Power Supply
NOTE: The ADS126xEVM uses the power supply connections from +5VA, -5VA, +3.3VD, and GND
on the MMB0 board.
MMB0 jumper J13A has no effect on the circuit behavior of the ADS126xEVM as long as no
other supply is connected to +VA. Do not short jumper J13A when another supply is
connected to +VA.
10 ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
A) B)
www.ti.com
ADS126xEVM Hardware
2.4 ADC Clock Source Options
The ADS126x requires a master clock to operate the delta-sigma modulator. The clock frequency, fCLK, is
directly proportional to the modulator's sampling rate, fMOD (= fCLK/8). Consequently, the ADC output data
rate follows the modulator sampling rate divided by the overall decimation ratio set by the digital filter. This
clock can be supplied by the ADS126x internal oscillator, by the X1 crystal oscillator on the ADS126xEVM,
or by an external clock source. The clock source is determined by switch S1 and jumper JP2.Figure 9
shows the relevant clocking circuitry on the ADS126xEVM.
Figure 9. A) Schematic of ADS126xEVM Clocking Circuitry and B) Clocking Components on the
ADS126xEVM
Use one of the following clocking options:
1. Onboard 7.3728 MHz Crystal Oscillator (Default Configuration)
The ADS126xEVM has an onboard crystal oscillator (component X1). The crystal oscillator clock is
detected by the ADS126x when switch S1 is in the 1-2 position (switched to the right, as shown in
Figure 9B).
2. ADS126x Internal 7.3728 MHz Oscillator
The ADS126x selects the internal oscillator when no external clock is detected. To use this mode,
ground the XTAL1/CLKIN input by switching S1 to the 2-3 position (switched to the left) and float the
XTAL2 input by shorting jumper JP2.
3. External Clock Source
If an alternate clock source or frequency is preferred, apply the external clock to the XTAL1/CLKIN
input, and float XTAL2. The ADS126xEVM provides for this external clock connection. Remove jumper
JP2 and apply the clock to the JP2 jumper posts. Configure switch S1 to the 2-3 position (switched to
the left). The external clock source must have a frequency between 1 MHz and 8 MHz, and have a
peak-to-peak amplitude equal to the DVDD supply voltage.
11
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
ADS126xEVM Hardware
www.ti.com
2.5 Digital Interface, J1
The J1 header (top) and socket (bottom) provide access to the digital controls and serial data pins of the
ADS126x. These signals can be connected to a development platform for software development. All logic
levels are referenced to the digital supply voltage (the MMB0 provides a 3.3-V digital supply to the
ADS126xEVM through pin J5.9). Table 3 describes the J1 serial interface pins.
Table 3. J1, Serial Interface Header
Pin Number
Function Signal Name (J1) Signal Name Function
1 2 Start conversion control
Unused START (100-kΩpull-up)
SPI clock SCLK 3 4 GND Ground
Unused 5 6 Reset (active low) or hold
RESET/PWDN low to power-down the
ADC (100-kΩpull-up)
Serial port active low chip CS 7 8 Unused
select (100-kΩpull-up)
Unused 9 10 GND Ground
Serial port data input DIN 11 12 Unused
Serial port data output and DOUT/DRDY 13 14
data ready indicator (active Unused
low)
Data ready indicator (active DRDY 15 16 SCL I2C clock (for EEPROM)
low)
Unused 17 18 GND Ground
Unused 19 20 SDA I2C data (for EEPROM)
NOTE: Keep all connections to the ADS126xEVM as short as possible. If jumper wiring is used to
connect a software development board to the ADS126xEVM, keep a ground connection
(wire) between boards close to all of the digital signals (wires). A large loop area between
ground and digital signals creates inductive connections and poor signal integrity.
When probing SPI communications, check the signal integrity near the receiving end (that is,
probe DIN at the ADS126x input, not at the SPI controller output).
12 ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
47pF
C4
47pF
C1
GND
AIN0
AIN1
IN0
IN1
GND
AIN2
AIN3
IN2
IN3
AIN4
AIN5
IN4
IN5
47pF
C26
47pF
C23
AIN6
AIN7
(EXT REF3 P)
(EXT REF3 N)
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
AINCOM
GND
CM f-3dB = 72 MHz
DM f-3dB = 16.9 kHz
INPUT FILTERING
TERMINAL BLOCK
Top Side
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
GND
Bottom Side
GND
IN7
IN6
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
J3
DAUGHTER-ANALOG
REFOUT
(Connects to MMB0)
ED555/2DS
1
2
J4
Thermocouple
Cold Junction = GND
47R21
GND
X2Y Capacitor
100nF
C18
100nF
C25
ED555/10DS
1
2
3
4
5
6
7
8
9
10
J2
499
R26
GND
AIN8
AIN9
CM f-3dB = 319 kHz
DM f-3dB = 1.59 kHz
FILTERING
1nF
C34
1
2
JP5
Sensor Bias
(Test SIG P)
(Test SIG N)
499
R28
100nF
C36
1nF
C37
(EXT REF2 P)
(EXT REF2 N)
(EXT REF1 N)
(EXT REF1 P)
AVSS Connection
47R16
47R18
47pF
C21
47pF
C16
GND
GND GND
X2Y Capacitor
47R20
47R12
47R8
47
R6
47R1
GND GND
X2Y Capacitor
100nF
C9
47pF
C11
47pF
C7
GND
NI
R24 IN7
NI
R22 IN6
1
2
JP3
AVSS
2.2k @ 25°C
RT1
12k
R23
Thermistor (for CJC)
Jumper
NIC2
NIC8
NIC35
100nF
C3
Jumper
AINCOM
NI
R2
NI
R10
3.9k
R17
REFOUT1
IN1
IN2
GND
47pF
C22
AINCOM
AINCOM1 620
R19
R19 increases REF3N voltage to >0.3V when used with
500uA IDAC in single supply and ratiometric configurations
GND GND
NIC17
GND GND
NIC24
X2Y Capacitor
X2Y Capacitor
MMB0 passes signals through to J10
TERMINAL BLOCK
Top Side
1.2k
R25
Input
GND
Configured for 250uA IDAC
1
2
JP1
Ratiometric
Connection IN4
IN6
Jumper
in single supply configuration
(Install 0-Ohms in R22 & R24)
R17 sets up a 1.95V reference
voltage with 500uA IDAC
NI
R31
GND
www.ti.com
ADS126xEVM Hardware
2.6 Analog Inputs
The ADS126x has a total of 11 analog input pin: AIN0 through AIN9 plus a common reference input,
AINCOM. This design allows the ADS126x to be configured for up to five differential input pairs, ten
single-ended inputs referenced to a common voltage, or a combination of single-ended and differential
inputs. The flexible input multiplexer of the ADS126x allows any two inputs to be selected for either the
positive or negative ADC input.
When measuring single-ended input signals, any input pin may be used as a common voltage reference.
However, AINCOM is specially designated to serve this purpose because it provides a bias voltage (level-
shift function) for floating sensors to meet the common-mode voltage requirements of the ADS126x inputs.
All of the analog inputs to the ADC are pinned out on the ADS126xEVM. The supporting circuitry provides
filtering and ratiometric connections for a variety of sensors. Additionally, a separate terminal block (J4) is
provided for thermocouple inputs. Figure 10 shows the schematic of the ADS126xEVM analog input
circuitry.
Figure 10. Analog Input Support Circuitry on the ADS126xEVM
13
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
ADS126xEVM Hardware
www.ti.com
2.6.1 ADS126x Integrated Input Functions
The ADS1262 and ADS1263 provide several integrated functions on the analog inputs to support many
applications. Table 4 summarizes the functions available on each input pin.
Table 4. ADS126x Analog Input Pin Functions
Input Pin ADC Input IDAC Output VBIAS Output External REF Input Test DAC Output GPIO
AIN0 yes yes - REF1 P - -
AIN1 yes yes - REF1 N - -
AIN2 yes yes - REF2 P - -
AIN3 yes yes - REF2 N - yes
AIN4 yes yes - REF3 P - yes
AIN5 yes yes - REF3 N - yes
AIN6 yes yes - - yes yes
AIN7 yes yes - - yes yes
AIN8 yes yes - - - yes
AIN9 yes yes - - - yes
AINCOM yes yes yes - - yes
2.6.1.1 ADC Inputs
The ADS126x has a flexible input multiplexer with 11 analog inputs. Any of the inputs can connect to the
positive input and any input can connect to the negative input. (Additionally, the ADS1263 has a second
ADC with an independent flexible input multiplexer to all input pins). Configure the inputs to provide either
single-ended or differential input measurements. The input multiplexer can also connect to several internal
signals. The internal signals are the temperature sensor, test DAC, analog power supply ([AVDD AVSS]
/ 4), and digital power supply ([DVDD DGND] / 4). Use the internal signals for ADC and system
functional verification or as part of an ADC diagnostic routine.
2.6.1.2 IDAC Output
The ADS126x provides dual matched current sources (IDAC1 and IDAC2) for biasing of resistive
temperature devices (RTDs), thermistors and other resistive based sensors. The IDACs can be
independently programmed and can be connected to any analog input. Each IDAC is programmable over
the range of 50 µA to 3000 µA. The internal reference must be enabled for IDAC operation.
2.6.1.3 VBIAS Output
The analog power supply is either a single or bipolar supply. For single-supply operation, the level shift
function (VBIAS) can offset the common input voltage on AINCOM to a midsupply voltage ([AVDD +
AVSS] / 2).
2.6.1.4 External REF Input
The ADC126x accepts external references (in addition to the internal and supply reference options). The
external reference inputs are shared with pins AIN0 through AIN5. ADC2 (on the ADS1263) selects a
different reference source other than the primary ADC.
2.6.1.5 Test DAC Output
Inputs AIN6 and AIN7 are programmable to output the internal test DAC voltage. The test signal output is
unbuffered; do not externally load.
2.6.1.6 GPIO
Eight inputs (AIN3 through AINCOM) are configurable as general-purpose input/outputs (GPIO). The
GPIO voltages are referenced to the analog power supply (AVDD and AVSS); therefore, the GPIOs must
use 5-V logic. The GPIOs are useful for control of external devices, as well as reading external logic
signals.
14 ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
IN6
COM
JP3
ADC1
ADS126x
ADS126xEVM
R19
620
R17
3.9k
3-Wire
RTD
PGA
REF
AIN4 AIN5
IN7
IN4
IN5
IN3
AIN7
AIN6
AIN3
AINCOM
500 uA +
1.95 V
-
+
0.31 V
-
GND
Alternate Bias
Connection
JP1
AVSS
www.ti.com
ADS126xEVM Hardware
2.6.2 Using the ADS126xEVM for Ratiometric Measurements
Ratiometric measurements are often used with resistive-type sensors requiring a current excitation source
(such as an RTD). The current is forced through the resistive sensor to generate a voltage signal for the
ADC input. If the current source deviates from the programmed value (because of drift or noise), an
apparent change in resistance is observed by the ADC. To correct for this error, the current source is also
forced through a precision resistor to generate the ADC reference voltage. In this ratiometric configuration,
a change in current directly affects the ADC input signal and reference voltage proportionally. Therefore,
the ratio of the input signal to reference voltage remains constant for a given sensor impedance.
A simple block diagram of a ratiometric connection, using a 3-wire RTD with the ADS126xEVM, is shown
in Figure 11. The 3-wire RTD is connected to the J2 header on inputs IN7, IN6, and IN4. Two IDACs
output 250 µA (each) on pins AINCOM and AIN3 of the ADS126x. Jumper wires then connect IN7 to
COM, and IN6 to IN3. These jumper wires route the IDAC currents around the input filtering to prevent
voltage drops in the input signal path. IDAC current flow thought the R17 resistor, between IN4 and IN5, to
provide the ratiometric voltage reference. IDAC currents are routed to AVSS through JP3, or directly to
ground by connecting another jumper wire between IN5 and GND.
Figure 11. ADS126xEVM Ratiometric Connection Example
NOTE: The purpose of R19 is to boost up the negative reference voltage when using a single-
supply configuration. However, the ADS126x allows for the negative reference voltage to be
connected directly to AVSS (when used with a bipolar supply) or GND potential (when used
with a single supply). Short R19 or replace with a 0-Ωresistor to allow additional headroom
for the IDAC compliance voltage.
Although this example shows a 3-wire RTD, the ADS126x can also support 2- or 4-wire RTDs. For a 2-
wire RTD, use JP1 to replace the IN4 connection. For a 4-wire RTD, remove the IN6 to IN3 jumper wire,
remove the IN7 to COM jumper wire, and connect the additional RTD wire to COM.
15
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
ADS126xEVM Hardware
www.ti.com
2.6.3 Thermocouple Input
Terminal block J4, shown in Figure 12, connects to inputs AIN8 and AIN9 on the ADS126x. The terminal
block is surrounded by a cutout ground plane polygon to provide partial thermal isolation for thermocouple
inputs. Thermocouples can be biased either by enabling the VBIAS level shifter and shorting jumper JP5,
or by enabling the 1-MΩpull-up and pull-down resistors inside the ADS126x.
Figure 12. J4 Thermocouple Input
Cold junction compensation of the thermocouple is implemented by the thermistor on RT1 to measure the
cold junction temperature. Install 0-Ωresistors on R22 and R24 (0603 surface-mount pads) to connect
RT1 to inputs AIN6 and AIN7 on the ADS126x. R23 is in parallel with RT1 for linearization of the
thermistor resistance versus temperature transfer function.
NOTE: Do not use the IN6 and IN7 inputs on terminal block J2 if components are soldered to R22
or R24. Interaction between components causes measurement error.
2.6.4 X2Y®Capacitor Footprints
Capacitors C2, C8, C17, C24, and C35 are unpopulated footprints reserved for 0603 X2Y capacitors. X2Y
capacitors can replace the multiple capacitors (C1, C3, and C4 for example) required for common-mode
and differential filtering. In addition to the board space saved by using X2Y, these capacitors have lower
ESL and excellent common-mode capacitor matching.
16 ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
www.ti.com
ADS126xEVM Software
3 ADS126xEVM Software
This section explains setup and use of the ADS126xEVM software. Software setup requires installing
ADCPro (a tool used to acquire and analyze ADC data), and installing an EVM specific plugin to use
within ADCPro. Download the ADCPro user's guide from http://www.ti.com/lit/ug/sbau128c/sbau128c.pdf.
3.1 ADCPro and ADS126xEVM Plugin Installation
1. Install ADCPro
Download the ADCPro installer from http://www.ti.com/adcpro. The ADCPro Hardware and Software
Installation Manual provides a step-by-step installation procedure. Install ADCPro first before installing
the ADS126xEVM plugin.
2. Install the ADS126xEVM Plugin
Download the ADS126xEVM plugin installer from http://www.ti.com/tool/ads1262evm-pdk or
http://www.ti.com/tool/ads1263evm-pdk. Run the ADS126x plugin installer after installing ADCPro.
NOTE: The ADS126xEVM plugin installer runs an additional installation for the USBStyx driver
required to communicate with the MMB0. If the software is unable to connect to the EVM,
this driver may not have properly installed. This driver may be reinstalled with one of the
installers located at ftp://ftp.ti.com/pub/data_acquisition/ADCPro2/misc/drivers/. Use the
installer version (32- or 64-bit) that corresponds to the version of your operating system.
3.2 Connecting the Hardware
After ADCPro and the ADS126xEVM plugin have been installed, connect the hardware, and then run
ADCPro.
To connect the hardware, follow these steps:
1. If disconnected, connect the ADS126xEVM daughter card to the MMB0 motherboard while powered off
(as shown in Figure 2).
2. Check and configure jumper and switch settings on the MMB0 and ADS126xEVM, as described in
Section 2.3.
3. Connect any sensors or external test circuitry to the ADS126xEVM.
4. Connect the USB cable from the MMB0 to the computer.
5. Power up the MMB0 (and ADS126xEVM) with the included wall adapter or an external bench supply.
6. After powering up the MMB0 and ADS126xEVM, power up any other external circuitry.
7. Run ADCPro and follow the steps in Section 3.3 to communicate with the ADS126xEVM.
17
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
ADS126xEVM Software
www.ti.com
3.3 Using ADCPro with the ADS126xEVM
For more information about ADCPro than is provided in this document, refer to the ADCPro User's Guide,
SBAU128. This section covers only the functionality of the ADS126xEVM plugin. After the hardware is
connected, powered up, and ADCPro is running, follow these steps to establish communication with the
ADS126xEVM:
1. Load the ADS126xEVM plugin by clicking ADS126XEVM from the EVM file menu shown in Figure 13.
This step can be repeated to reload the plugin. The plugin may need to be reloaded in the case of a
communication failure or if power is cycled on the EVM hardware.
Figure 13. Loading the ADS1262EVM Plugin in ADCPro
2. Wait for the Connected to EVM status seen in Figure 14. If the connection fails, reset the hardware
either by pushing the reset button in the upper right corner of the MMB0 or by cycling MMB0 power. If
a connection cannot be established after resetting the MMB0, refer back to Section 3.1 and Section 3.2
for the required drivers and hardware connections.
Figure 14. EVM Connection Status
18 ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
www.ti.com
ADS126xEVM Software
3. Configure the ADS126x. The ADS126xEVM plugin is divided into ten tabs, as shown inFigure 15.
Clicking on a tab changes the displayed controls. The controls on each tab are described in
Section 3.4.
Figure 15. ADS1262EVM Plugin Tabs
4. Select a test plugin from the Test file menu, as shown in Figure 16. This step may precede steps 1 to
3, but is required before acquiring data in the next step.
Figure 16. Loading a Test Plugin in ADCPro
5. Acquire data by clicking the Acquire or Continuous button (previously shown in Figure 14). These
buttons are only operational when both the EVM and test plugins are loaded. Clicking Acquire captures
a single block of data. Clicking Continuous captures blocks of data repeatedly. The block size is
configured in the test plugin.
6. Use the test plugin functions as described in the ADCPro User's Guide, SBAU128, to analyze the ADC
conversion data.
19
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
1 Input MUX
ADS126xEVM Software
www.ti.com
3.4 Using the ADS126xEVM Plugin
This section describes the controls in the ADS126xEVM plugin. Additional details about specific ADS126x
functions can be found in the ADS1262 and ADS1263 data sheet, SBAS661.
3.4.1 Tab 1: Input MUX
The controls on tab 1 select the ADC inputs from the internal multiplexer (mux) and control the PGA
settings. Click the radio buttons to independently select the positive (AINPx) and negative (AINNx) ADC
inputs. Clicking the TEMP, AVDD, DVDD, or TDAC special function inputs selects that function for both
inputs, and configures the PGA as recommended. Note that the ADC2 radio buttons are only visible when
an ADS1263EVM is connected.
Clicking the AINCOM button enables the VBIAS level shifter. Both the VBIAS level shifter and Chop
functions can be configured on tab 1 and tab 4 (IDAC \ Sensor Bias).
To test the ADC noise performance, select the same input signal for AINP and AINN to internally short the
ADC inputs. Remember to set a proper common-mode input voltage by applying an external midsupply
voltage or by using the VBIAS function on AINCOM, as shown in Figure 17.
Figure 17. Tab 1 Settings
20 ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
2 Reference
www.ti.com
ADS126xEVM Software
3.4.2 Tab 2: Reference
Figure 18 shows the tab used to configure the ADCx reference source. The voltage reference source is
selected from the ADCx REF Source drop-down menu. When using an external source for ADC1, the
positive and negative reference inputs must be specified by the REFP and REFN drop-down menus.
Selecting the Invert ADC1 REF Inputs checkbox swaps the positive and negative reference inputs, and
allows for fully flexible reference source inputs.
Figure 18. Tab 2 Settings
When using an external reference source for ADC1, also make sure that the ADC1 REF Voltage field is
matched to the applied reference voltage to allow ADCPro to correctly convert the output data from codes
to volts. The internal reference can be disabled when an external referenced is used; however, the internal
reference must be enabled to use the IDACs.
The ADC2 Reference Settings are only visible when an ADS1263EVM is connected.
21
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
3 Digital Filter
ADS126xEVM Software
www.ti.com
3.4.3 Tab 3: Digital Filter
Tab 3 contains the filter and data rate selection controls, as shown in Figure 19.
Figure 19. Tab 3 Settings
The ADC1 Filter Settings section controls both the digital filter type and the data rate for ADC1. When the
FIR filter is selected, data rates are limited to frequencies that support 50-Hz or 60-Hz line cycle rejection.
Note that because of speed limitations within the firmware, the 19.2 kSPS and 38.4 kSPS data rates are
only available when Data Collection Mode is set to ADC1 on Tab 7 (Data \ MODE).
The ADC2 Filter Settings controls are shown only when an ADS1263EVM is connected. The SINC3 filter
is the only filter available for ADC2.
NOTE: Data from ADC2 are only collected when Data Collection Mode is set to ADC1 + ADC2 on
Tab 7 (Data \ MODE).
ADC2 Data Rate must be at least ½ the ADC1 Data Rate setting because the firmware only
polls for new ADC2 data when an ADC1 conversion completes. Setting the ADC2 Data Rate
much slower than ½ the ADC1 Data Rate may require a much longer collection time.
ADC1 and ADC2 do not sample simultaneously.
Changing ADC filter and data rate settings, the chopping settings on tab 4 (IDAC \ Sensor Bias), or the
fCLK control, updates the Filter Response plot. This plot can be scaled by the controls below the plot or by
clicking and typing a new value into an existing axis value.
NOTE: Make sure that the fCLK frequency input is correct (there is no need to modify fCLK when
using the ADS126x internal oscillator or the ADS126xEVM's default X1 crystal).
The fCLK frequency affects the calculated ADC1 Data Rate and ADC2 Data Rate indicators
that are also used by the software when acquiring data, plotting the filter response, or
calculating the FFT in the MultiFFT test plugin.
22 ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
4 IDAC / Sensor Bias
www.ti.com
ADS126xEVM Software
3.4.4 Tab 4: IDAC / Sensor Bias
Figure 20 shows the IDAC \ Sensor Bias tab controls. The IDAC Configuration controls configure the IDAC
direction, magnitude, and rotation. The IDACs require the internal reference to be enabled on tab 2
(Reference).
Figure 20. Tab 4 Settings
The Sensor Bias Settings controls are used to enable burnout current sources or bias resistor connections
prior to ADC1 (or ADC2) for detecting sensor open circuits or biasing floating sensors. Only use burnout
current sources to verify the sensor connection. For best results, disable the burnout current source after
the sensor connection is verified and before measuring the sensor output. Make sure to account for the
analog filter settling time when enabling or disabling the burnout current source.
The Additional Settings controls configure other sensor bias-related functions:
Input Chop—enables or disables the global input chop feature of the ADS126x.
When enabled, input chopping reduces offset and offset drift errors.
Settling Delay— configures the initial conversion delay before ADC1 begins converting.
The default settling delay provides time for PGA1 to settle when a step input occurs.
AINCOM Bias—enables or disables the mid-supply level-shift function on the AINCOM pin
Input Chop and AINCOM are duplicated on tab 1 (Input MUX) for quick access.
NOTE: The software does not allow for simultaneous GPIO, Test DAC, IDAC, or VBIAS functions to
be enabled on the same pin.
23
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
5 GPIO
ADS126xEVM Software
www.ti.com
3.4.5 Tab 5: GPIO
Tab 5, shown in Figure 21, controls the GPIO functions available on the AIN3-AIN9 and AINCOM pins.
The GPIO Functions controls select the GPIO direction and logic value. Note that the GPIO logic levels
are referenced to the analog supply voltage (5V-logic). The Value radio buttons serve dual purposes as
both controls and indicators. Value indicates the logic value when configured as an input, and controls the
logic value when configured as an output. The Value buttons are grayed out until the GPIO function is
enabled on the respective channel. Controlling the GPIO value does nothing when configured as an input.
Figure 21. Tab 5 Settings
Clicking Read GPIO or modifying any of controls on this tab reads the GPIODAT register and updates all
value indicators.
NOTE: The GPIODAT register bits corresponding to GPIO inputs are read-only, and the GPIODAT
register bits corresponding to GPIO outputs are write-only. Therefore, you cannot read back
any GPIO output values from the GPIODAT register.
Store a copy of the GPIODAT register settings in memory (as this software does) in order to
recall the GPIO output configuration from memory.
NOTE: The software does not allow for simultaneous GPIO, Test DAC, IDAC, or VBIAS functions to
be enabled on the same pin.
24 ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Test DAC
6
www.ti.com
ADS126xEVM Software
3.4.6 Tab 6: Test DAC
The Test DAC tab, as shown in Figure 20, controls the internal test DAC and is used to verify ADC
functionality by providing a known dc input voltage. The test DAC has two resistor divider taps that select
a fraction of the supply voltage. To use the test DAC, first select the Pos. Test Signal Supply Ratio and
Neg. Test Signal Supply Ratio settings, and then connect the test DAC to ADC1, ADC2, or both, with the
Test DAC to ADCx controls or with the MUX controls on tab 1 (Input MUX). Additionally, the test DAC
voltages are provided as outputs on pins AIN6 and AIN7 to be measured externally.
Figure 22. Tab 6 Settings
The Test DAC Calculator is provided to calculate the test DAC output and ADC input voltages based on
the supply ratios, AVDD, AVSS, and PGA gain settings. As an example, using the following settings:
Pos. Test Signal Supply Ratio = 0.525
Neg. Test Signal Supply Ratio = 0.475
Test DAC to ADC1 = Input to ADC1 (to select the Test DAC as the input source for ADC1)
PGA1 Gain = 1 V/V (on tab 1)
For a supply voltage of 5 V (AVDD AVSS), the test DAC outputs (5 V) × (0.525 V 0.475 V) × (1 V/V) =
0.25 V to ADC1.
To output or measure the test DAC voltage externally, set the Test Signal Outputs drop-down menu to
Connected to AIN6/AIN7.
NOTE: The test DAC is susceptible to power supply noise. Allow a sufficient margin of error when
verifying ADC conversion results with the test DAC.
Create a ratiometric measurement of the test DAC by selecting the analog supply as the
voltage reference source for the ADC. Then the matching input and reference noise cancels
in the ADC conversion result.
NOTE: The software does not allow for simultaneous GPIO, Test DAC, IDAC, or VBIAS functions to
be enabled on the same pin.
25
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
7 Data \ MODE
ADS126xEVM Software
www.ti.com
3.4.7 Tab 7: Data \ MODE (ADS1263 only)
Use tab 7, as shown in Figure 23, to enable or disable ADC2 data collection, and select whether ADC1 or
ADC2 data are displayed in the test plugin. This tab is only visible when the ADS1263EVM is connected.
Figure 23. Tab 7 Settings
To start ADC2 conversions and read back data from ADC2, Data Collection Mode must be set to ADC1 +
ADC2. This setting enables the ADC Data to Test Plug-in control. The ADC Data to Test Plug-in controls
whether data from ADC1 or ADC2 appear in the test plugin for evaluation.
ADC1 and ADC2 data do not have the same LSB size and likely contain different sample sizes; therefore,
the software is only able to evaluate one data set at a time. If ADC1 is selected in the ADC Data to Test
Plug-in section, ADC1 data appear in the test plugin panel to the right, and the ADCx Data graph displays
data from ADC2. Conversely, if ADC2 is selected in the ADC Data to Test Plug-in control, ADC2 data
appear in the test plugin panel, and ADC1 data appear in the ADCx Data graph. However, it is possible to
switch between ADC1 and ADC2 data sets in the test plugin without having to reacquire new data. After
acquiring ADC1 and ADC2 data (with Data Collection Mode set to ADC1 + ADC2), switch ADC Data to
Test Plug-in to the other ADC. A button with the text Swap EVM & Test Plugin Data? appears. Click the
Swap EVM & Test Plugin Data? button and then click Acquire. This procedure takes the existing ADC
data sets and swaps them between the ADCx Data graph and the test plugin.
NOTE: In ADCPro, when Data Collection Mode is set to ADC1 + ADC2, the data rate for ADC1
must be greater than or equal to two times the ADC2 data rate.
The firmware must poll the STATUS byte for new ADC2 data every time new ADC1 data are
ready. ADC1 data are ready when the DRDY signal goes low, but there is no DRDY signal to
indicate that new ADC2 is ready. As a result of this behavior, ADC2 data are lost if this
requirement is not satisfied.
26 ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
8 Calibration
www.ti.com
ADS126xEVM Software
3.4.8 Tab 8: Calibration
Tab 8 (shown in Figure 24) allows for reading and writing of the offset and full-scale (gain) calibration
registers. The ADC2 offset and gain calibration registers are only available when the ADS1263EVM is
connected.
Figure 24. Tab 8: Register Map
Program the calibration coefficients manually into the registers, or send the corresponding SPI calibration
command. Click an SPI command button to run the selected calibration routine. During a calibration
routine, CAL in Progress? lights up to show that the calibration process is ongoing. If the calibration
completes successfully, CAL Completed? lights up. If CAL Completed? does not light up, run the
calibration again.
The calibration coefficients are converted to their practical units in the Offset and Gain indicators. Note
that the units of Offset can be changed from uV to mV as needed.
Calibration is not required; however, calibration improves overall ADC accuracy by about an order of
magnitude.
27
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
9 Register Map
ADS126xEVM Software
www.ti.com
3.4.9 Tab 9: Register Map
Use tab 9 (shown in Figure 25) to read and display the current ADS126x register settings. This tab is
useful to see how device settings in the ADCPro software are stored in the ADS126x device registers.
Figure 25. Tab 9: Register Map
Reading back the ADC registers is recommended in all applications to make sure that the ADC settings
are correct and match software assumptions. When the Register Map tab is selected or the Refresh
Register Map button is clicked; all the device registers are read, the Register Map table is updated, and all
ADC controls (on all tabs) are updated. The RESET button reverts all register settings back to the ADCPro
nominal values.
NOTE: The RESET button reverts all ADS126x register settings to a nominal state, as determined
by ADCPro. This nominal state programs the MODE0, MODE1, MODE2, and ADC2CFG
(when applicable) registers to nondefault ADS126x values (indicated by asterisks in the
register map table).
To revert all register settings back to the true ADS126x default values, use the RESET pin
control button on tab 10 (Extras / About).
Device settings such as the conversion control and STATUS/CRC byte configurations are
enforced by software to ensure proper communication between hardware and firmware.
The power-on reset (POR) function is also helpful in verifying correct device operation. The POR button,
at the bottom of this tab, displays the current value of the POR bit in the POWER register. When clicked,
the POR button toggles the value of the POR bit.
Save the register settings to a text file with the Save to File button. Recall register settings with the Load
from File button. Use this register map text file to document a particular setup. Reference this text file
during development or support on the E2E™ Precision Data Converter Forum.
28 ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
10 Extras / About
www.ti.com
ADS126xEVM Software
3.4.10 Tab 10: Extra / About
Tab 10 (Figure 26) is the last page with several useful controls.
Figure 26. Tab 10: Extras / About
The Documentation section of this tab provides quick access to support documents. Product Page,Data
Sheet, and User's Guide connect to the latest online documentation. Schematic opens a local copy of the
ADS126xEVM schematic.
The Pin Controls section is used to control the RESET/PWDN and START pin logic levels. Clicking on any
of these buttons toggles the logic levels, with the exception of the RESET button. The RESET button
pulses the RESET/PWDN pin and resets all register settings back to their default values.
The Software INFO section provides additional information about the software and hardware, as well as
some other useful diagnostic tools.
Acquire Alert is a programmable acquisition-time alert. A pop up alerts the user when a data
acquisition is estimated to take longer than the programmed alert value. The pop up notifies the user of
the estimated acquisition time and provides the option to continue or cancel the acquisition. Cancelling
an acquisition in progress requires resetting the hardware and reloading the EVM plugin. Long
acquisition periods are possible because of the very low data rates of the ADS126x and large
allowable block sizes in ADCPro.
Collection Info shows information about the number of samples collected from ADC1 and ADC2. If
data acquisition seems to be taking longer than expected, check that the actual number of samples
being collected accounts for the additional time. The number is slightly larger than the block size
requested in the test plugin. Reduce the number of samples or increase the ADC data rates to reduce
acquisition time. The acquisition time may be longer than the total number of samples divided by the
data rate because the data is first collected into MMB0 memory, then transferred to ADCPro using
USB, and finally processed in ADCPro before it is displayed.
29
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
ADS126xEVM Software
www.ti.com
View Data reveals a data monitor that shows the raw ADC codes along with the STATUS and
CHECKSUM/CRC bytes, as shown in Figure 27.
Figure 27. Data Monitor Window
View Errors reveals a STATUS byte error indicator that ORs all of the STATUS byte error flags to
check if any errors occurred in the previous acquisition, as shown in Figure 28. This window
automatically appears when an error flag is found in the acquired data set. Switching to the View Data
window is useful to see when this error first appeared in the collected data.
Figure 28. Status Byte Error Pop-up
30 ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
www.ti.com
ADS126xEVM Schematic and Bill of Materials
4 ADS126xEVM Schematic and Bill of Materials
A complete schematic for the ADS126xEVM is appended to this user's guide. The bill of materials is
provided in Table 5. Gerber files are available on request. Please email support@ti.com or visit the E2E
Community Forums and ask for details on how to receive the files.
4.1 Bill of Materials
NOTE: All components should be compliant with the European Union Restriction on Use of
Hazardous Substances (RoHS) Directive. Some part numbers may be either leaded or
RoHS. Verify that purchased components are RoHS-compliant. (For more information about
TI's position on RoHS compliance, see the http://www.ti.com.)
Table 5. ADS126xEVM Bill of Materials
Item No. Qty Value Ref Des Description Manufacturer Part Number
1 11 -5V Input, PC TEST POINT MINIATURE SMT Keystone 5015
AINCOM, AVDD, Electronics
AVSS, DVDD,
GND, GND, GND,
IN0, IN1, REFOUT
2 9 47 pF C1, C4, C7, C11, CAP, CERM, 47 pF, 50V, NP0, 1%, 0603 TDK C1608C0G1H470F080AA
C16, C21-23, C26
3 5(1) NI C2, C8, C17, C24, CAP, NI, X2Y
C35
4 5 0.1 uF C3, C9, C18, C25, CAP, CERM, 100 nF, 50V, NP0, +/-5%, TDK C3216C0G1H104J160AA
C36 1206
5 1 4,700 pF C5 CAP, CERM, 4.7 nF, 50V, NP0, 5%, 0603 TDK C1608C0G1H472J080AA
6 6 1 uF C6, C10, C12, CAP, CERM, 1 uF, 16V, X7R +/-10%, 0603 TDK C1608X7R1C105K080AC
C13, C27, C32
7 2 33 pF C14, C15 CAP, CERM, 33 pF, 50V, NP0, +/-5%, 0402 Yageo CC0402JRNPO9BN330
8 2 10,000 pF C19, C20 CAP, CERM, 0.01 uF, 50V, X7R, +/-10%, Yageo CC0402KRX7R9BB103
0402
9 2 0.1 uF C28, C33 CAP, CERM, 100 nF, 50V, X7R +/-10%, TDK C1608X7R1H104K
0603
10 3 10 uF C29-31 CAP, CERM, 10 uF, 16V, X7R +/-20%, 1206 TDK C3216X7R1C106M
11 2 1,000 pF C34, C37 CAP, CERM, 1 nF, 100V, NP0, 1%, 0603 TDK C1608C0G2A102F080AA
12 1 D1 DIODE, ZENER, 6.2V, 500mW, SOD-123 Diodes Inc. DDZ6V2B-7
13 1 J1 (TOP SIDE) HEADER, 20POS 10x2, 100mil, SMD, Samtec TSM-110-01-L-DV-P
GOLD
14 2 J1 (BOTTOM CONN, FEMALE, 20POS DL, 100mil, SMD, Samtec SSW-105-22-F-D-VS-K
SIDE), J3 GOLD
15 1 J2 TERMINAL BLOCK, 3.5MM, 10POS, PCB On Shore ED555/10DS
Technology
16 1 J4 TERMINAL BLOCK, 3.5MM, 2POS, PCB On Shore ED555/2DS
Technology
17 1 J5 (TOP SIDE) CONN, HEADER, 10POS 5x2, 100mil, SMT, Samtec TSM-105-01-L-DV-P
GOLD
18 1 J5 (BOTTOM CONN, RECPT, 10POS, 100mil, SMT, Samtec SSW-105-22-F-D-VS-K
SIDE) GOLD
19 4 JP1, JP2, JP3, CONN, HEADER, 2POS, 100mil, T/H, Samtec HTSW-102-07-G-S
JP5 (ALL TOP GOLD
SIDE)
20 1 JP4 CONN, HEADER, 6POS, 100mil DBL, SMD, Samtec TSM-103-01-L-DV-P
GOLD
21 14 47 Ohms R1, R6-9, R11-16, RES, 47 Ohm, 1%, 1/10W, 0603 Panasonic ERJ-3EKF47R0V
R18, R20, R21
22 6(1) NI R2, R10, R22, RES, NI, 0603
R24, R27, R31
23 3 100 kOhms R3-5 RES, 100k Ohm, 5%, 1/10W, 0603 Panasonic ERJ-3GEYJ104V
24 1 3.9 kOhms R17 RES, 3.9K Ohm, 1/10W, 0.05%, 0603 Susumu RG1608N-392-W-T1
(1) This component is not installed.
31
SBAU206April 2015 ADS126xEVM-PDK
Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated
ADS126xEVM Schematic and Bill of Materials
www.ti.com
Table 5. ADS126xEVM Bill of Materials (continued)
Item No. Qty Value Ref Des Description Manufacturer Part Number
25 1 620 Ohms R19 RES, 620 Ohm, 0.11%, 1/10W, 0603 Panasonic ERA-3APB621V
26 1 12 kOhms R23 RES, 12k Ohm, 0.1%, 1/16W, 0603 TE Connectivity 7-1676481-8
27 1 1.2 kOhms R25 RES, 1.2K Ohm, 1/10W, 0.1%, 0603 Panasonic ERA-3ARB122V
28 2 499 Ohms R26, R28 RES, 499 Ohm, 0.1%, 1/10W, 0603 Panasonic ERA-3AEB4990V
29 2 2.7 kOhms R29, R30 RES, 2.7k Ohm, 5%, 1/10W, 0603 Panasonic ERJ-3GEYJ272V
30 1 0 Ohms R32 RES, 0 Ohm, 1/10W, 0603 Panasonic ERJ-3GEY0R00V
31 1 2.2k @ 25°C RT1 Thermistor NTC, 2.2k Ohm, 1%, 0805 Vishay NTCS0805E3222FMT
32 1 S1 SWITCH, SLIDE, SPDT, GULLWING Copal Electronics CAS-120TB
33 1 S2 SWITCH, SLIDE, DPDT, GULLWING Copal Electronics CAS-220TB
34 7 SH-J1, SH-J2, SH- SHUNT, 100mil, GOLD, BLACK 3M 969102-0000-DA
J3, SH-J4, SH-J5
35 1 U1 IC, ADC, Delta-Sigma, 32-bit, 38kSPS Texas Instruments ADS1262IPW(2)
36 1 U2 IC, REG, LDO, 2.5V, 100mA, SOT23-5 Texas Instruments TPS79225DBVT
37 1 U3 IC, REG, LDO, -2.5V, 0.2A, SOT23-5 Texas Instruments TPS72325DBVT
38 1 U4 IC, EEPROM, 256 kBIT, 400 kHz, 8TSSOP Microchip 24AA256-I/ST
Technology
39 1 X1 CRYSTAL, 7.3728 MHz, 18 pF, T/H ECS Inc. ECS-73-18-10X
(2) Installed for the ADS1262EVM. The ADS1263IPW is installed for the ADS1263EVM.
32 ADS126xEVM-PDK SBAU206April 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
1
1
2
2
3
3
4
4
5
5
6
6
D D
C C
B B
A A
1 1EVM Schematic
12/31/2014
ADS126xEVM_RevA1_Schematic.SchDoc
Sheet Title:
Size: Schematic:
Mod. Date:
File:
Rev:
Sheet: of
B
Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this
specification or any information contained therein. Texas Instruments and/or its licensors do not
warrant that this design will meet the specifications, will be suitable for your application or fit for
any particular purpose, or will operate in an implementation. Texas Instruments and/or its
licensors do not warrant that the design is production worthy. You should completely validate
and test your design implementation to confirm the system functionality for your application. http://www.ti.com
Contact: http://www.ti.com/support
ADS126xEVMProject:
Designed for:Public Release
6580279 A
Assembly Variant:[No Variations]
© Texas Instruments 2014
1 2
3 4
5 6
JP4
DVDD
47pF
C4
47pF
C1
GND
AIN0
AIN1
IN0
IN1
GND
AIN2
AIN3
IN2
IN3
AIN4
AIN5
IN4
IN5
AIN2
AIN3
AIN4
AIN5
AIN6
AIN7
AIN9
AINCOM
AIN8
1
2
3
4
5
6
7
8
9
10
Pin #Signal
+VA
-VA
+5VA
-5VA
DGND
AGND
+1.8VD
VD1
+3.3VD
+5VD
MMB0 Signals
1
2
3
4
5
6
7
8
9
10
Pin #Signal
CNTL
GPIO0
CLKX
DGND
CLKR
GPIO1
FSX
GPIO2
FSR
DGND
MMB0 Signals
12
13
14
15
16
17
18
19
20
11
GPIO3
DR
GPIO4
*INT
SCL
TOUT
DGND
GPIO5
SDA
DX
1
2
3
4
5
6
7
8
9
10
J5 DAUGHTER-POWER
AIN1
AIN0
47pF
C26
47pF
C23
AIN6
AIN7
(EXT REF3 P)
(EXT REF3 N)
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
AINCOM
GND
CM f-3dB = 72 MHz
DM f-3dB = 16.9 kHz
INPUT FILTERING
TERMINAL BLOCK
Top Side
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
GND
+5V
GND
-5V
+3.3V
ANALOG
START
CS
SCLK
DIN
DOUT/DRDY
DRDY
RESET/PWDN
DIGITAL
SCLK
CS
START
AVSS
REFOUT
Bottom Side
GND
IN7
IN6
DIN
DOUT/DRDY
RESET/PWDN
100k
R3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
J3
DAUGHTER-ANALOG
REFOUT
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
1
2
3
J1
DAUGHTER-SERIAL
DRDY
(Bottom Connects to MMB0)
Top and Bottom Side
(Connects to MMB0)
(Bottom Connects to MMB0)
Top and Bottom Side
AVDD AVSS DVDD
+3.3V
Power Measurement
TPS72325DBVT
-2.5V
IN
2
EN
3
OUT 5
BYP 4
GND 1
U3
TPS79225DBVT
+2.5V
IN
1
EN
3
OUT 5
BYP 4
GND 2
U2
GND
GND
+5V
GND
-5V
GND
+5V
GND
GNDGND
AVDD AVSS DVDD AVDD
AVSS
Positive Supply
Negative Supply
(-5V Supply must be supplied by user)
ED555/2DS
1
2
J4
Thermocouple
Cold Junction = GND
10uF
C29
10uF
C30
10uF
C31
1uF
C27
1uF
C32
100nF
C28
1uF
C13
47R21
GND
X2Y Capacitor
100nF
C18
100nF
C25
ED555/10DS
1
2
3
4
5
6
7
8
9
10
J2
100k
R4
100k
R5
499R26
GND
AIN8
AIN9
CM f-3dB = 319 kHz
DM f-3dB = 1.59 kHz
FILTERING
1nF
C34
1
2
JP5
Sensor Bias
(Test SIG P)
(Test SIG N)
499R28
100nF
C36
1nF
C37
(EXT REF2 P)
(EXT REF2 N)
(EXT REF1 N)
(EXT REF1 P)
AVSS Connection
47R16
47R18
47pF
C21
47pF
C16
GND
GND GND
X2Y Capacitor
47R20
47R12
47R8
47R6
47R1
GND
1uF
C12
GND GND
X2Y Capacitor
100nF
C9
47pF
C11
47pF
C7
GND
NI
R24 IN7
NI
R22 IN6
1
2
JP3
AVSS
2.2k @ 25°C
t°RT1
12k
R23
Thermistor (for CJC)
Jumper
NIC2
NIC8
NIC35
4.7nF
C5
100nF
C3
1uF
C6
AIN8
1
AIN9
2
AINCOM
3
CAPP
4
CAPN
5
AVDD
6
AVSS
7
REFOUT
8
START
9
CS
10
SCLK
11
DIN
12
DOUT/DRDY
13
DRDY
14 XTAL1/CLKIN 15
XTAL2 16
BYPASS 17
DGND 18
DVDD 19
RESET/PWDN 20
AIN0 21
AIN1 22
AIN2 23
AIN3 24
AIN4 25
AIN5 26
AIN6 27
AIN7 28
U1
ADS126xIPW
A0
1
A1
2
A2
3
VSS
4SDA 5
SCL 6
WP 7
VCC 8
U4
24AA256-I/ST
SCL
SDA
SCL
SDA0
R32
NIR27
+3.3V
2.7k
R29
2.7k
R30
EEPROM
X1 ECS-73-18-10X
1
2
JP2
33pF
C14
INT/EXT Clock
Jumper
Clock Select
Switch
Jumper
AVDD
AVSS
0.01uF
C20
1uF
C10
AVDD
0.01uF
C19
GND
AVSS
GND
AINCOM
NI
R2
NI
R10
3.9k
R17
1
3
2
S1
CAS-120TB
1
6
3
2
5
4
Pos 1
Pos 2
S2
CAS-220TB
Switch
Supply Polarity
33pF
C15
DVDD
REFOUT1
GND3
IN1
IN2
AVDD
AVSS
DVDD
GND
47pF
C22
AINCOM
AINCOM1
1 2
D1
DDZ6V2B-7
47R7
47R9
47R11
47R13
47R14
47R15
100nF
C33
GND
GND
GND GND
GND
GND
GND GND
GND
GND1 GND2
620
R19
R19 increases REF3N voltage to >0.3V when used with
500uA IDAC in single supply and ratiometric configurations
(Used by MMB0 only)
-5V Input
GND GND
NIC17
GND GND
NIC24
X2Y Capacitor
X2Y Capacitor
MMB0 passes signals through to J10
TERMINAL BLOCK
Top Side
or EXT Supply Jumpers
1.2k
R25
Input
GND
Configured for 250uA IDAC
1
2
JP1
Ratiometric
Connection IN4
IN6
Jumper
in single supply configuration
(Install 0-Ohms in R22 & R24)
R17 sets up a 1.95V reference
voltage with 500uA IDAC
NI
R31
GND
PI05V Input01
CO05V Input
PIAINCOM101
COAINCOM1
PIAVDD01
COAVDD
PIAVSS01
COAVSS
PIC101
PIC102
COC1
PIC20A
PIC20B
PIC20G
COC2
PIC301
PIC302
COC3
PIC401
PIC402
COC4
PIC501
PIC502
COC5
PIC601
PIC602
COC6
PIC701
PIC702
COC7
PIC80A
PIC80B
PIC80G
COC8
PIC901
PIC902
COC9
PIC1001
PIC1002
COC10
PIC1101
PIC1102
COC11
PIC1201
PIC1202
COC12
PIC1301
PIC1302
COC13
PIC1401
PIC1402
COC14
PIC1501
PIC1502
COC15
PIC1601
PIC1602
COC16
PIC170A
PIC170B
PIC170G
COC17
PIC1801
PIC1802
COC18
PIC1901
PIC1902
COC19
PIC2001
PIC2002
COC20
PIC2101
PIC2102
COC21
PIC2201
PIC2202
COC22
PIC2301
PIC2302
COC23
PIC240A
PIC240B
PIC240G
COC24
PIC2501
PIC2502
COC25
PIC2601
PIC2602
COC26
PIC2701
PIC2702
COC27
PIC2801
PIC2802
COC28
PIC2901
PIC2902
COC29
PIC3001
PIC3002
COC30
PIC3101
PIC3102
COC31
PIC3201
PIC3202
COC32
PIC3301
PIC3302
COC33
PIC3401
PIC3402
COC34
PIC350A
PIC350B
PIC350G
COC35
PIC3601
PIC3602
COC36
PIC3701
PIC3702
COC37
PID101
PID102
COD1
PIDVDD01
CODVDD
PIGND101
COGND1
PIGND201
COGND2
PIGND301
COGND3
PIIN101
COIN1
PIIN201
COIN2
PIJ101
PIJ102
PIJ103
PIJ104
PIJ105
PIJ106
PIJ107
PIJ108
PIJ109
PIJ1010
PIJ1011
PIJ1012
PIJ1013
PIJ1014
PIJ1015
PIJ1016
PIJ1017
PIJ1018
PIJ1019
PIJ1020
COJ1
PIJ201
PIJ202
PIJ203
PIJ204
PIJ205
PIJ206
PIJ207
PIJ208
PIJ209
PIJ2010
COJ2
PIJ301
PIJ302
PIJ303
PIJ304
PIJ305
PIJ306
PIJ307
PIJ308
PIJ309
PIJ3010
PIJ3011
PIJ3012
PIJ3013
PIJ3014
PIJ3015
PIJ3016
PIJ3017
PIJ3018
PIJ3019
PIJ3020
COJ3
PIJ401
PIJ402
COJ4
PIJ501
PIJ502
PIJ503
PIJ504
PIJ505
PIJ506
PIJ507 PIJ508 PIJ509
PIJ5010
COJ5
PIJP101
PIJP102
COJP1
PIJP201
PIJP202
COJP2
PIJP301
PIJP302
COJP3
PIJP401 PIJP402
PIJP403 PIJP404
PIJP405 PIJP406
COJP4
PIJP501
PIJP502
COJP5
PIR101 PIR102
COR1
PIR201
PIR202
COR2
PIR301
PIR302
COR3
PIR401
PIR402
COR4
PIR501
PIR502
COR5
PIR601 PIR602
COR6
PIR701 PIR702
COR7
PIR801 PIR802
COR8
PIR901 PIR902
COR9
PIR1001
PIR1002
COR10
PIR1101 PIR1102
COR11
PIR1201 PIR1202
COR12
PIR1301 PIR1302
COR13
PIR1401 PIR1402
COR14
PIR1501 PIR1502
COR15
PIR1601 PIR1602
COR16
PIR1701
PIR1702
COR17
PIR1801 PIR1802
COR18
PIR1901
PIR1902
COR19
PIR2001 PIR2002
COR20
PIR2101 PIR2102
COR21
PIR2201 PIR2202
COR22
PIR2301
PIR2302
COR23
PIR2401PIR2402
COR24
PIR2501
PIR2502
COR25
PIR2601
PIR2602
COR26
PIR2701
PIR2702
COR27
PIR2801
PIR2802
COR28
PIR2901
PIR2902
COR29
PIR3001
PIR3002
COR30
PIR3101
PIR3102
COR31
PIR3201
PIR3202
COR32
PIREFOUT101
COREFOUT1
PIRT101
PIRT102
CORT1
PIS101
PIS102
PIS103
COS1
PIS201
PIS202
PIS203
PIS204
PIS205
PIS206
COS2
PIU101
PIU102
PIU103
PIU104
PIU105
PIU106
PIU107
PIU108
PIU109
PIU1010
PIU1011
PIU1012
PIU1013
PIU1014
PIU1015
PIU1016
PIU1017
PIU1018
PIU1019
PIU1020
PIU1021
PIU1022
PIU1023
PIU1024
PIU1025
PIU1026
PIU1027
PIU1028
COU1
PIU201
PIU202PIU203
PIU204
PIU205
COU2
PIU301
PIU302
PIU303
PIU304
PIU305
COU3
PIU401
PIU402
PIU403
PIU404 PIU405
PIU406
PIU407
PIU408
COU4
PIX101
PIX102
COX1
PIJ509
PIJP405
PIR2702
PIR2902
PIR3002
PIU408
PIC2701
PIJ503
PIS206
PIU201
PIU203
PI05V Input01
PIC3201
PIJ504
PIU302
PIU303
PIR1101
PIU1010
NL\CS
PIR1501
PIU1014
NL\DRDY
PIR901
PIU1020
NL\RESET0PWDN
PIC101
PIC20A
PIC302
PIR102
PIU1021
NLAIN0
PIC20B
PIC301
PIC401
PIR602
PIU1022
NLAIN1
PIC701
PIC80A
PIC902
PIR802
PIU1023
NLAIN2
PIC80B
PIC901
PIC1101
PIR1202
PIU1024
NLAIN3
PIC1601
PIC170A
PIC1802
PIR1602
PIU1025
NLAIN4
PIC170B
PIC1801
PIC2101
PIR1802
PIU1026
NLAIN5
PIC2301
PIC240A
PIC2502
PIR2002
PIU1027
NLAIN6
PIC240B
PIC2501
PIC2601
PIR2102
PIU1028
NLAIN7
PIC3401 PIC350A
PIC3602
PIR2601
PIU101
NLAIN8
PIC350B
PIC3601
PIC3702
PIR2801
PIU102
NLAIN9
PIAINCOM101
PIC2201
PIJ209
PIJ3010
PIJP502
PIU103
NLAINCOM
PIAVDD01
PIC601
PIC1901
PIC2901
PID102
PIJP402
PIU106
PIAVSS01
PIC602
PIC1002
PIC2001
PIC3001
PID101
PIJP404
PIR1901
PIU107
PIR1301
PIU1012
NLDIN
PIR1401
PIU1013
NLDOUT0D\R\D\Y\
PIC1201
PIC3101
PIDVDD01
PIJP406
PIR301 PIR401 PIR501
PIU1019
PIC102
PIC20G
PIC402
PIC702
PIC80G
PIC1102
PIC1202
PIC1301
PIC1401 PIC1501
PIC1602
PIC170G
PIC1902 PIC2002
PIC2102
PIC2202
PIC2302
PIC240G
PIC2602
PIC2702
PIC2801
PIC2902 PIC3002 PIC3102
PIC3202
PIC3301
PIC3402
PIC350G
PIC3701
PIGND101
PIGND201
PIGND301
PIJ104
PIJ1010
PIJ1018
PIJ2010
PIJ3011
PIJ3013
PIJ3015
PIJ3017
PIJ3019
PIJ505
PIJ506
PIJP202
PIR2501
PIR3101
PIR3201
PIS203
PIU1018
PIU202
PIU301
PIU402
PIU403
PIU404
PIU407
PIIN101
PIJ201
PIJ301
PIR101
PIR202
NLIN0
PIIN201
PIJ202
PIJ302
PIR201
PIR601
NLIN1
PIJ203
PIJ303
PIR801
PIR1002
NLIN2
PIJ204
PIJ304
PIR1001
PIR1201
NLIN3
PIJ205
PIJ305
PIJP102
PIR1601
PIR1702
NLIN4
PIJ206
PIJ306
PIJP302
PIR1701
PIR1801
NLIN5
PIJ207
PIJ307
PIJP101
PIR2001
PIR2202
NLIN6
PIJ208
PIJ308
PIR2101
PIR2401
NLIN7
PIC501
PIU104
PIC502
PIU105
PIC1302
PIU1017
PIC1402
PIS101
PIX102
PIC1502
PIU1016
PIX101
PIC2802
PIU204
PIC3302
PIU304
PIJ101
PIJ103
PIR702
PIJ105
PIJ106
PIR402
PIR902
PIJ107
PIR502
PIR1102
PIJ108
PIJ109
PIJ1011
PIR1302
PIJ1012
PIJ1013
PIR1402
PIJ1014
PIJ1015
PIR1502
PIJ1017
PIJ1019
PIJ309
PIJ3012
PIJ3014
PIJ3016
PIJ3018
PIJ401
PIJP501
PIR2802
PIR3102
PIJ402
PIR2602
PIJ501
PIJ502
PIJ507 PIJ508
PIJ5010
PIJP201
PIS103
PIJP301
PIR1902
PIJP401
PIS205
PIJP403
PIS202
PIR2201
PIR2301
PIRT101
PIR2302
PIR2402
PIR2502
PIRT102
PIR2701
PIR3202
PIU401
PIS102
PIU1015
PIS201
PIU305
PIS204
PIU205
PIC1001
PIJ3020
PIREFOUT101
PIU108
NLREFOUT
PIJ1016
PIR3001
PIU406
NLSCL
PIR701
PIU1011
NLSCLK
PIJ1020
PIR2901
PIU405
NLSDA
PIJ102
PIR302
PIU109
NLSTART
STANDARD TERMS AND CONDITIONS FOR EVALUATION MODULES
1. Delivery: TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, or
documentation (collectively, an “EVM” or “EVMs”) to the User (“User”) in accordance with the terms and conditions set forth herein.
Acceptance of the EVM is expressly subject to the following terms and conditions.
1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility
evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not
finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For
clarification, any software or software tools provided with the EVM (“Software”) shall not be subject to the terms and conditions
set forth herein but rather shall be subject to the applicable terms and conditions that accompany such Software
1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned,
or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production
system.
2Limited Warranty and Related Remedies/Disclaimers:
2.1 These terms and conditions do not apply to Software. The warranty, if any, for Software is covered in the applicable Software
License Agreement.
2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM
to User. Notwithstanding the foregoing, TI shall not be liable for any defects that are caused by neglect, misuse or mistreatment
by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any
way by an entity other than TI. Moreover, TI shall not be liable for any defects that result from User's design, specifications or
instructions for such EVMs. Testing and other quality control techniques are used to the extent TI deems necessary or as
mandated by government requirements. TI does not test all parameters of each EVM.
2.3 If any EVM fails to conform to the warranty set forth above, TI's sole liability shall be at its option to repair or replace such EVM,
or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the
warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to
repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall
be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day
warranty period.
3Regulatory Notices:
3.1 United States
3.1.1 Notice applicable to EVMs not FCC-Approved:
This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit
to determine whether to incorporate such items in a finished product and software developers to write software applications for
use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless
all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause
harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is
designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of
an FCC license holder or must secure an experimental authorization under part 5 of this chapter.
3.1.2 For EVMs annotated as FCC FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:
CAUTION
This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not
cause harmful interference, and (2) this device must accept any interference received, including interference that may cause
undesired operation.
Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to
operate the equipment.
FCC Interference Statement for Class A EVM devices
NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of
the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is
operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not
installed and used in accordance with the instruction manual, may cause harmful interference to radio communications.
Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to
correct the interference at his own expense.
SPACER
SPACER
SPACER
SPACER
SPACER
SPACER
SPACER
SPACER
FCC Interference Statement for Class B EVM devices
NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of
the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential
installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance
with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference
will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which
can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more
of the following measures:
Reorient or relocate the receiving antenna.
Increase the separation between the equipment and receiver.
Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
Consult the dealer or an experienced radio/TV technician for help.
3.2 Canada
3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210
Concerning EVMs Including Radio Transmitters:
This device complies with Industry Canada license-exempt RSS standard(s). Operation is subject to the following two conditions:
(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may
cause undesired operation of the device.
Concernant les EVMs avec appareils radio:
Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation
est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit
accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.
Concerning EVMs Including Detachable Antennas:
Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser)
gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type
and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for
successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types
listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated.
Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited
for use with this device.
Concernant les EVMs avec antennes détachables
Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et
d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage
radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope
rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le
présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le
manuel d’usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne
non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de
l'émetteur
3.3 Japan
3.3.1 Notice for EVMs delivered in Japan: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page 日本国内に
輸入される評価用キット、ボードについては、次のところをご覧ください。
http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page
3.3.2 Notice for Users of EVMs Considered “Radio Frequency Products” in Japan: EVMs entering Japan may not be certified
by TI as conforming to Technical Regulations of Radio Law of Japan.
If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required by Radio Law of
Japan to follow the instructions below with respect to EVMs:
1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal
Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry’s Rule for
Enforcement of Radio Law of Japan,
2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to
EVMs, or
3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan
with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note
that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.
SPACER
SPACER
SPACER
SPACER
SPACER
【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けて
いないものがあります。 技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの
措置を取っていただく必要がありますのでご注意ください。
1. 電波法施行規則第6条第1項第1号に基づく平成18328日総務省告示第173号で定められた電波暗室等の試験設備でご使用
いただく。
2. 実験局の免許を取得後ご使用いただく。
3. 技術基準適合証明を取得後ご使用いただく。
なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。
上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・イ
ンスツルメンツ株式会社
東京都新宿区西新宿6丁目24番1号
西新宿三井ビル
3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page
電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧くださ
い。http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page
SPACER
4EVM Use Restrictions and Warnings:
4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT
LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling
or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information
related to, for example, temperatures and voltages.
4.3 Safety-Related Warnings and Restrictions:
4.3.1 User shall operate the EVM within TI’s recommended specifications and environmental considerations stated in the user
guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and
customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input
and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or
property damage. If there are questions concerning performance ratings and specifications, User should contact a TI
field representative prior to connecting interface electronics including input power and intended loads. Any loads applied
outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible
permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any
load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.
During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit
components may have elevated case temperatures. These components include but are not limited to linear regulators,
switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the
information in the associated documentation. When working with the EVM, please be aware that the EVM may become
very warm.
4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the
dangers and application risks associated with handling electrical mechanical components, systems, and subsystems.
User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees,
affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic
and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely
limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and
liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or
designees.
4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal,
state, or local laws and regulations related to User’s handling and use of the EVM and, if applicable, User assumes all
responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and
liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local
requirements.
5. Accuracy of Information: To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate
as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as
accurate, complete, reliable, current, or error-free.
SPACER
SPACER
SPACER
SPACER
SPACER
SPACER
SPACER
6. Disclaimers:
6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY WRITTEN DESIGN MATERIALS PROVIDED WITH THE EVM (AND THE
DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER
WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY IMPLIED
WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY
THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS AND
CONDITIONS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY
OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD
PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY
INVENTION, DISCOVERY OR IMPROVEMENT MADE, CONCEIVED OR ACQUIRED PRIOR TO OR AFTER DELIVERY OF
THE EVM.
7. USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS. USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS
LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES,
EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY
HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS AND CONDITIONS. THIS OBLIGATION
SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY
OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.
8. Limitations on Damages and Liability:
8.1 General Limitations. IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE,
INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE
TERMS ANDCONDITIONS OR THE USE OF THE EVMS PROVIDED HEREUNDER, REGARDLESS OF WHETHER TI HAS
BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED
TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS
OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS,
LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL
BE BROUGHT AGAINST TI MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS OCCURRED.
8.2 Specific Limitations. IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY WARRANTY OR OTHER OBLIGATION
ARISING OUT OF OR IN CONNECTION WITH THESE TERMS AND CONDITIONS, OR ANY USE OF ANY TI EVM
PROVIDED HEREUNDER, EXCEED THE TOTAL AMOUNT PAID TO TI FOR THE PARTICULAR UNITS SOLD UNDER
THESE TERMS AND CONDITIONS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE
OF MORE THAN ONE CLAIM AGAINST THE PARTICULAR UNITS SOLD TO USER UNDER THESE TERMS AND
CONDITIONS SHALL NOT ENLARGE OR EXTEND THIS LIMIT.
9. Return Policy. Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s)
will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in
a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable
order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s),
excluding any postage or packaging costs.
10. Governing Law: These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas,
without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to
these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas.
Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief
in any United States or foreign court.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated
spacer
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Texas Instruments:
ADS1262EVM-PDK ADS1263EVM-PDK