DW OR NT PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
OEA
A1
A2
A3
A4
A5
A6
A7
A8
ERR
CLR
GND
VCC
B1
B2
B3
B4
B5
B6
B7
B8
PARITY
OEB
LE
SN74BCT29853
8-BIT TO 9-BIT PARITY BUS TRANSCEIVER
SCBS002D – SEPTEMBER 1987 – REVISED APRIL 1994
Copyright 1994, Texas Instruments Incorporated
2–1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
•BiCMOS Process With TTL Inputs and
Outputs
•State-of-the-Art BiCMOS Design
Significantly Reduces Standby Current
•Flow-Through Pinout (All Inputs on
Opposite Side From Outputs)
•Functionally Equivalent to AMD Am29853
•High-Speed Bus Transceiver With Parity
Generator/Checker
•Parity-Error Flag With Open-Collector
Output
•Latch for Storage of the Parity-Error Flag
•Package Options Include Plastic
Small-Outline (DW) Packages and Standard
Plastic 300-mil DIPs (NT)
description
The SN74BCT29853 is an 8-bit to 9-bit parity transceiver designed for asynchronous communication between
data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted
from the B to A bus with its corresponding parity bit, the parity-error (ERR) output will indicate whether or not
an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device
so that the buses are effectively isolated.
A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports
with an open-collector parity-erro (ERR)r flag. ERR can be either passed, sampled, stored, or cleared from the
latch using the latch-enable (LE) and clear (CLR) control inputs. When both OEA and OEB are low, data is
transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition
which gives the designer more system diagnostic capability. The SN74BCT29853 provides true logic.
The SN74BCT29853 is characterized for operation from 0°C to 70°C.
FUNCTION TABLE
INPUTS OUTPUT AND I/O
OEB OEA CLR LE Ai
∑of H’s Bi†
∑ of H’s A B PARITY ERR‡FUNCTION
L H X X Odd
Even NA NA A L
HNA A data to B bus and generate parity
H L X L NA Odd
Even B NA NA H
LB data to A bus and check parity
H L H H NA X X NA NA N–1 Store error flag
X X L H X X X NA NA H Clear error-flag register
H H
H
L
X
X
H
H
L
L
X
X
L Odd
H Even
X Z Z Z
NC
H
H
L
Isolation§ (parity check)
L L X X Odd
Even NA NA A H
LNA A data to B bus and generate inverted
parity
NA = not applicable, NC = no change, X = don’t care
†Summation of high-level inputs includes PARITY along with Bi inputs.
‡Output states shown assume the ERR output was previously high.
§In this mode, the ERR output, when enabled, shows inverted parity of the A bus.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
SN74BCT29853
8-BIT TO 9-BIT PARITY BUS TRANSCEIVER
SCBS002D – SEPTEMBER 1987 – REVISED APRIL 1994
2–2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
logic diagram (positive logic)
8x
EN
A1–A8
OEA
OEB
LE
CLR
G1
1
1
1
1MUX
2k
EN
8x B1–B8
PARITY
ERR
88
8
8
8
9P
SN74BCT29853
8-BIT TO 9-BIT PARITY BUS TRANSCEIVER
SCBS002D – SEPTEMBER 1987 – REVISED APRIL 1994
2–3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
error-flag waveforms
Sample
Clear
StorePass
ERR
CLR
LE
Bi + PARITY
OEA
OEB
Even
H
Odd
L
H
L
H
L
H
L
H
L
ERROR-FLAG FUNCTION TABLE
INPUTS INTERNAL
TO DEVICE OUTPUT
PRESTATE OUTPUT FUNCTION
LE CLR POINT P ERRn–1†ERR
FUNCTION
L L L
HXL
HPass
L H L
X
H
X
L
H
L
L
HSample
H L X X H Clear
H H X L
HL
HStore
†ERRn–1 represents the state of the ERR output before any changes at CLR, LE,
or point P.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡
Supply voltage, VCC 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage, VI7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage applied to a disabled I/O port 5.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
‡Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only , and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may af fect device reliability.
SN74BCT29853
8-BIT TO 9-BIT PARITY BUS TRANSCEIVER
SCBS002D – SEPTEMBER 1987 – REVISED APRIL 1994
2–4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
recommended operating conditions
MIN NOM MAX UNIT
VCC Supply voltage 4.5 5 5.5 V
VIH High-level input voltage 2 V
VIL Low-level input voltage 0.8 V
VOH High-level output voltage ERR 2.4 V
IOH High-level output current –24 mA
IOL Low-level output current 48 mA
TAOperating free-air temperature 0 70 °C
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP†MAX UNIT
VIK VCC = 4.5 V, II = –18 mA –1.2 V
VOH
All inputs/outputs except ERR
VCC =45V
IOH = –15 mA 2.4
V
V
OH
All
i
npu
t
s
/
ou
t
pu
t
s excep
t
ERR
V
CC =
4
.
5
V
IOH = –24 mA 2
V
IOH ERR VCC = 4.5 V, VOH = 2.4 V 20 µA
VOL VCC = 4.5 V, IOL = 48 mA 0.35 0.5 V
IIVCC = 5.5 V, VI = 5.5 V 0.1 mA
IIH‡VCC = 5.5 V, VI = 2.7 V 20 µA
I‡
Data
VCC =55V
VI=04V
–0.2
mA
I
IL
‡
Control
V
CC =
5
.
5
V
,
V
I =
0
.
4
V
–0.75
mA
IOS§VCC = 5.5 V, VO = 0 –75 –250 mA
ICCL VCC = 5.5 V, Outputs open 55 80 mA
ICCZ VCC = 5.5 V, Outputs open 30 45 mA
†All typical values are at VCC = 5 V, TA = 25°C.
‡These parameters include off-state output current for I/O ports only.
§Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
timing requirements over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
MIN MAX UNIT
t
Pulse duration
LE low 10
ns
t
w
P
u
lse
d
u
ration
CLR low 10
ns
tsu Setup time before LE↓Bi and PARITY 18 ns
thHold time after LE↓Bi and PARITY 8 ns
SN74BCT29853
8-BIT TO 9-BIT PARITY BUS TRANSCEIVER
SCBS002D – SEPTEMBER 1987 – REVISED APRIL 1994
2–5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, CL = 50 pF (unless otherwise noted) (see Note 1)
PARAMETER FROM
(INPUT)
TO
(OUTPUT)
VCC = 5 V,
TA = 25°CMIN MAX UNIT
(INPUT)
(OUTPUT)
MIN TYP MAX
tPLH
AorB
BorA
1 5 7 1 10
ns
tPHL
A
or
B
B
or
A
1 5 7 1 10
ns
tPLH
A
PARITY
1.5 10 13 1.5 15
ns
tPHL
A
PARITY
1.5 10 13 1.5 15
ns
tPZH
OEA or OEB
AorB
2 13 16 2 20
ns
tPZL
OEA
or
OEB
A
or
B
2 13 16 2 20
ns
tPHZ
OEA or OEB
AorB
2 13 16 2 20
ns
tPLZ
OEA
or
OEB
A
or
B
2 13 16 2 20
ns
tPLH CLR
ERR
1.5 11 14 1.5 15
ns
tPHL LE
ERR
1.5 5 7 1.5 9
ns
tPLH
OEA
PARITY
1.5 10 13 1.5 15
ns
tPHL
OEA
PARITY
1.5 10 13 1.5 15
ns
tPLH
Bi/PARITY
ERR
1.5 17 22 1.5 24
ns
tPHL
Bi/PARITY
ERR
1.5 10 13 1.5 16
ns
NOTE 1: Load circuits and voltage waveforms are shown in Section 1.
SN74BCT29853
8-BIT TO 9-BIT PARITY BUS TRANSCEIVER
SCBS002D – SEPTEMBER 1987 – REVISED APRIL 1994
2–6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGING INFORMATION
Orderable Device Status (1) Package
Type Package
Drawing Pins Package
Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
SN74BCT29853DW OBSOLETE SOIC DW 24 TBD Call TI Call TI
SN74BCT29853DWR OBSOLETE SOIC DW 24 TBD Call TI Call TI
SN74BCT29853NT OBSOLETE PDIP NT 24 TBD Call TI Call TI
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
PACKAGE OPTION ADDENDUM
www.ti.com 30-Mar-2005
Addendum-Page 1
MECHANICAL DATA
MPDI004 – OCTOBER 1994
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
NT (R-PDIP-T**) PLASTIC DUAL-IN-LINE PACKAGE
4040050/B 04/95
24 PINS SHOWN
1.425
(36,20)
1.385
0.295
(7,49)
(8,00)
0.315
(35,18)
28
PINS **
A MIN
A MAX
B MAX
B MIN
13
0.250 (6,35)
0.280 (7,11)
12
0.200 (5,08) MAX
DIM 24
1.230
(31,24)
(32,04)
1.260
0.310
(7,87)
(7,37)
0.290
B
0.125 (3,18) MIN
Seating Plane
0.010 (0,25) NOM
A
0.070 (1,78) MAX
24
1
0.015 (0,38)
0.021 (0,53)
0.020 (0,51) MIN
0.100 (2,54)
M
0.010 (0,25)
0°–15°
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’ s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of T I products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio
Data Converters dataconverter.ti.com Automotive www.ti.com/automotive
DSP dsp.ti.com Broadband www.ti.com/broadband
Interface interface.ti.com Digital Control www.ti.com/digitalcontrol
Logic logic.ti.com Military www.ti.com/military
Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork
Microcontrollers microcontroller.ti.com Security www.ti.com/security
Telephony www.ti.com/telephony
Video & Imaging www.ti.com/video
Wireless www.ti.com/wireless
Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2005, Texas Instruments Incorporated
