©2005 Fairchild Semiconductor Corporation www.fairchildsemi.com
6N137, HCPL2601, HCPL2611, HCPL2630, HCPL2631 Rev. 1.0.8 4
Single-Channel: 6N137, HCPL2601, HCPL2611 Dual-Channel: HCPL2630, HCPL2631 — High Speed 10MBit/s Logic Gate Optocouplers
Electrical Characteristics (Continued)
Transfer Characteristics (TA = -40 to +85°C unless otherwise specified)
Isolation Characteristics (TA = -40°C to +85°C unless otherwise specified.)
*All Typicals at VCC = 5V, TA = 25°C
Notes:
1. The VCC supply to each optoisolator must be bypassed by a 0.1µF capacitor or larger. This can be either a ceramic
or solid tantalum capacitor with good high frequency characteristic and should be connected as close as possible
to the package VCC and GND pins of each device.
2. Each channel.
3. Enable Input – No pull up resistor required as the device has an internal pull up resistor.
4. tPLH – Propagation delay is measured from the 3.75mA level on the HIGH to LOW transition of the input current
pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.
5. tPHL – Propagation delay is measured from the 3.75mA level on the LOW to HIGH transition of the input current
pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.
6. tr – Rise time is measured from the 90% to the 10% levels on the LOW to HIGH transition of the output pulse.
7. tf – Fall time is measured from the 10% to the 90% levels on the HIGH to LOW transition of the output pulse.
8. tELH – Enable input propagation delay is measured from the 1.5V level on the HIGH to LOW transition of the input
voltage pulse to the 1.5V level on the LOW to HIGH transition of the output voltage pulse.
9. tEHL – Enable input propagation delay is measured from the 1.5V level on the LOW to HIGH transition of the input
voltage pulse to the 1.5V level on the HIGH to LOW transition of the output voltage pulse.
10. CMH – The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the
HIGH state (i.e., VOUT > 2.0V). Measured in volts per microsecond (V/µs).
11. CML – The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the
LOW output state (i.e., VOUT < 0.8V). Measured in volts per microsecond (V/µs).
12. Device considered a two-terminal device: Pins 1, 2, 3 and 4 shorted together, and Pins 5, 6, 7 and 8 shorted
together.
Symbol DC Characteristics Test Conditions Min. Typ.* Max. Unit
IOH HIGH Level Output Current VCC = 5.5V, VO = 5.5V,
IF = 250µA, VE = 2.0V(2)
100 µA
VOL LOW Level Output Current VCC = 5.5V, IF = 5mA, VE = 2.0V,
ICL = 13mA(2)
.35 0.6 V
IFT Input Threshold Current VCC = 5.5V, VO = 0.6V, VE = 2.0V,
IOL = 13mA
3 5 mA
Symbol Characteristics Test Conditions Min. Typ.* Max. Unit
II-O Input-Output Insulation
Leakage Current
Relative humidity = 45%,
TA = 25°C, t = 5s,
VI-O = 3000 VDC(12)
1.0* µA
VISO Withstand Insulation Test
Voltage
RH < 50%, TA = 25°C,
II-O ≤ 2µA, t = 1 min.(12)
2500 VRMS
RI-O Resistance (Input to Output) VI-O = 500V(12) 1012 Ω
CI-O Capacitance (Input to Output) f = 1MHz(12) 0.6 pF
NOT RECOMMNEDED FOR NEW DESIGN