34
SAM4S [SUMMARY DATASHEET]
11100DS–ATARM–24Jul-13
Doc. Rev
11100BS Comments Change
Request
Ref.
48-pin package references removed from Section “Description”, Section 1. “Description”, Section 1.1
“Configuration Summary” (updated Table 1-1), Section 2. “Block Diagram” (deleted Fig. 2-3), Section 4.
“Package and Pinout” (deleted the entire section 4.3 SAM4S16/S8A Package and Pinout), Section 10.13
“Chip Identification” (updated Table 10-1), Section 10.14 “PIO Controllers” (updated Table 10-2), Section
10.16 “Peripheral Signal Multiplexing on I/O Lines”, Section 5. “Package Drawings” (deleted Fig. 12-5 and
Fig. 12-6).
VFBGA100 package information added to Section “Description”, Section 1.1 “Configuration Summary”
(updated Table 1-1), and Section 4.1 “SAM4SD32/SD16/SA16/S16/S8C Package and Pinout” (added
Figure 4-3 and Table 4-3).
References to WFE instructions replaced by relevant bits precise descriptions in Section 5.5 “Low-Power
Modes”.
SRAM upper address changed to 0x20400000 in Figure 8-1 on page 32.
New devices features added in Section 9.1.1 “Internal SRAM”Section 9.1.3.1 “Flash Overview”,Section
9.1.3.4 “Lock Regions”, Section 9.1.3.5 “Security Bit Feature”, Section 9.1.3.11 “GPNVM Bits”, and Table
10-1 on page 46.
Note added in Section 9.1.3.1 “Flash Overview”.
Table 10-3 updated in Section 10.15 “Peripheral Identifiers”.
Dual bank and cache memory references added to Section “Description” and Section 1. “Description”.
Deleted LFBGA references from Section “Description” and Section 1. “Description” (updated Table 1-1).
Section 2. “Block Diagram”: added references to SAM4S16/S8 and SAM4SD16/SA16 in the figure titles,
updated Figure 2-3 for colors, and added Figure 2-4, "SAM4SD32/SD16/SA16 64-pin Version Block
Diagram".
Section 5. “Package Drawings”: updated the introduction text and added Figure 5-3, "100-ball VFBGA
Package Mechanical Drawing".
Section 6. “Ordering Information”: updated the headings row and added new rows with the
SAM4SD32/SD16/A16/16/8 features in Table 6-1.
Consumption data updated in Section “Description”, Section 5.2 “Voltage Regulator”, Section 5.5.1
“Backup Mode”, Section 5.5.2 “Wait Mode”, and in Section 5.5.4 “Low Power Mode Summary
Table”(Table 5-1 and the corresponding footnotes).
Added 2 KB cache information in Figure 2-3, "SAM4SD32/SD16/SA16 100-pin Version Block Diagram"
and Figure 2-4, "SAM4SD32/SD16/SA16 64-pin Version Block Diagram".
Changed the temperature operating range (+105°C replaced with +85°C) in Section 6. “Ordering
Information”.
Section 6.1 “General Purpose I/O Lines”, updated electrical characteristics for I/O lines.
Section 9.1.3.1 “Flash Overview”
, added Internal Flash addresses in the description of Flash size (
Figure 9-
3
).
Section 9.1.3.11 “GPNVM Bits”, updated bits information (SAM4S16/SA16 and SAM4S8).
Deleted the entire section 10.14 UART.
Section 10.15 “Peripheral Identifiers”
, updated information for EEFC0 and EEFC1 in
Table 10-3 on page
47
.
Section “Description”, added “Write Protected Registers” to the Peripherals list.
Section 2. “Block Diagram”, replaced “Time Counter B” by “Time Counter A” in Figure 2-1 on page 4.
Specified the preliminary status of the datasheet.
8099
rfo
rfo
rfo
rfo
rfo
rfo
8213
rfo
rfo