Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/, use http://www.nexperia.com Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email) Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below: - (c) NXP N.V. (year). All rights reserved or (c) Koninklijke Philips Electronics N.V. (year). All rights reserved Should be replaced with: - (c) Nexperia B.V. (year). All rights reserved. If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via salesaddresses@nexperia.com). Thank you for your cooperation and understanding, Kind regards, Team Nexperia 74HC191 Presettable synchronous 4-bit binary up/down counter Rev. 3 -- 3 January 2017 Product data sheet 1. General description The 74HC191 is an asynchronously presettable 4-bit binary up/down counter. It contains four master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operation. Asynchronous parallel load capability permits the counter to be preset to any desired value. Information present on the parallel data inputs (D0 to D3) is loaded into the counter and appears on the outputs when the parallel load (PL) input is LOW. This operation overrides the counting function. Counting is inhibited by a HIGH level on the count enable (CE) input. When CE is LOW internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The up/down (U/D) input signal determines the direction of counting as indicated in the function table. The CE input may go LOW when the clock is in either state, however, the LOW-to-HIGH CE transition must occur only when the clock is HIGH. Also, the U/D input should be changed only when either CE or CP is HIGH. Overflow/underflow indications are provided by two types of outputs, the terminal count (TC) and ripple clock (RC). The TC output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches '15' in the count-up-mode. The TC output will remain HIGH until a state change occurs, either by counting or presetting, or until U/D is changed. Do not use the TC output as a clock signal because it is subject to decoding spikes. The TC signal is used internally to enable the RC output. When TC is HIGH and CE is LOW, the RC output follows the clock pulse (CP). This feature simplifies the design of multistage counters as shown in Figure 5 and Figure 6. In Figure 5, each RC output is used as the clock input to the next higher stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a HIGH on CE inhibits the RC output pulse. The timing skew between state changes in the first and last stages is represented by the cumulative delay of the clock as it ripples through the preceding stages. This can be a disadvantage of this configuration in some applications. Figure 6 shows a method of causing state changes to occur simultaneously in all stages. The RC outputs propagate the carry/borrow signals in ripple fashion and all clock inputs are driven in parallel. In this configuration the duration of the clock LOW state must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. Since the RC output of any package goes HIGH shortly after its CP input goes HIGH there is no such restriction on the HIGH-state duration of the clock. In Figure 7, the configuration shown avoids ripple delays and their associated restrictions. Combining the TC signals from all the preceding stages forms the CE input for a given stage. An enable must be included in each carry gate in order to inhibit counting. The TC output of a given stage it not affected by its own CE signal therefore the simple inhibit scheme of Figure 5 and Figure 6 does not apply. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 2. Features and benefits Complies with JEDEC standard no. 7A Input levels: For 74HC191: CMOS level Synchronous reversible counting Asynchronous parallel load Count enable control for synchronous expansion Single up/down control input ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V Multiple package options Specified from 40 C to +85 C and 40 C to +125 C 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version 74HC191D 40 C to +125 C SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 74HC191DB 40 C to +125 C SSOP16 plastic shrink small outline package; 16 leads; body width 5.3 mm SOT338-1 74HC191PW 40 C to +125 C TSSOP16 plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1 4. Functional diagram ' ' ' ' 3/ 8' &( 5& 3$5$//(//2$' &,5&8,7 &3 7& %,1$5< &2817(5 ' ' ' ' 3/ 4 4 4 4 Functional diagram 74HC191 Product data sheet 7& 5& 8' &( &3 4 4 4 4 DDD DDD Fig 1. Fig 2. Logic symbol All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 2 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 5. Pinning information 5.1 Pinning +& ' 9&& 4 ' 4 &3 &( 5& 8' 7& 4 4 *1' +& 3/ ' ' ' 9&& 4 ' 4 &3 &( 5& 8' 7& 4 3/ 4 ' *1' DDD Fig 3. ' DDD Pin configuration SO16 Fig 4. Pin configuration TSSOP16 and SSOP16 5.2 Pin description Table 2. Pin description Symbol Pin Description D0, D1, D2, D3 15, 1, 10, 9 data input Q0, Q1, Q2, Q3 3, 2, 6, 7 flip-flop output CE 4 count enable input (active LOW) U/D 5 up/down input GND 8 ground (0 V) PL 11 parallel load input (active LOW) TC 12 terminal count output RC 13 ripple clock output (active LOW) CP 14 clock input (LOW-to-HIGH, edge-triggered) VCC 16 supply voltage 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 3 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 6. Functional description Function table[1] Table 3. Operating mode Input Output PL U/D CE CP Dn Qn parallel load L X X X L L L X X X H H count up H L l X count up count down H H l X count down Hold (do nothing) H X H X X no change [1] H = HIGH voltage level L = LOW voltage level l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition X = don't care = LOW-to-HIGH clock transition Table 4. TC and RC Function table[1] Input Terminal count state Output U/D CE CP Q0 Q1 Q2 Q3 TC RC H H X H H H H L H L H X H H H H H H L L H H H H L H X L L L L L H H H X L L L L H H H L L L L L [1] H = HIGH voltage level L = LOW voltage level X = don't care = one LOW level pulse = TC goes LOW on a LOW-to-HIGH clock transition 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 4 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter ',5(&7,21 &21752/ 8' 8' 5& 8' 5& (1$%/( &( &( &( &/2&. &3 &3 &3 5& DDD Fig 5. N-stage ripple counter using ripple clock ',5(&7,21 &21752/ 8' (1$%/( 5& 8' 8' 5& &( &( &( &3 &3 &3 &/2&. Fig 6. 5& DDD Synchronous n-stage counter using ripple carry/borrow ',5(&7,21 &21752/ (1$%/( 8' 8' 8' &( &( &( &3 7& &3 7& &/2&. Fig 7. &3 7& DDD Synchronous n-stage counter with parallel gated carry/borrow 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 5 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter ' ' ' ' 3/ 8' &( &3 6' 4 5& 7& 4 &3 )) . 5' 4 6' 4 &3 )) . 5' 4 4 6' 4 4 &3 )) . 5' 4 6' 4 &3 )) . 5' 4 4 DDD Fig 8. Logic diagram 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 6 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 3/ ' ' ' ' &3 8' &( 4 4 4 4 7& 5& ORDG FRXQWXS LQKLELW FRXQWGRZQ DDD Typical timing sequence: reset outputs to zero; preset to binary twelve; count to thirteen, fourteen, fifteen, zero, one and two; inhibit. Fig 9. Typical timing sequence 7. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter VCC supply voltage IIK input clamping current VI < 0.5 V or VI > VCC + 0.5 V - 20 mA IOK output clamping current VO < 0.5 V or VO > VCC + 0.5 V - 20 mA IO output current VO = 0.5 V to VCC + 0.5 V - 25 mA ICC supply current - 50 mA IGND ground current 50 - mA Tstg storage temperature 65 +150 C SO16 package [1] - 500 mW (T)SSOP16 package [1] - 500 mW total power dissipation Ptot [1] Conditions Min Max Unit 0.5 +7.0 V For SO16 packages: above 70 C the value of Ptot derates linearly at 8 mW/K. For (T)SSOP16 packages: above 60 C the value of Ptot derates linearly at 5.5 mW/K. 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 7 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 8. Recommended operating conditions Table 6. Recommended operating conditions Voltages are referenced to GND (ground = 0 V) Symbol Parameter Conditions Min Typ Max Unit 2.0 5.0 6.0 V VCC supply voltage VI input voltage 0 - VCC V VO output voltage 0 - VCC V Tamb ambient temperature 40 +25 +125 C t/V input transition rise and fall rate VCC = 2.0 V - - 625 ns/V VCC = 4.5 V - 1.67 139 ns/V VCC = 6.0 V - - 83 ns/V 9. Static characteristics Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter 25 C Conditions Min VIH VIL VOH VOL HIGH-level input voltage Typ 40 C to +85 C 40 C to +125 C Unit Max Min Max Min Max VCC = 2.0 V 1.5 1.2 - 1.5 - 1.5 - V VCC = 4.5 V 3.15 2.4 - 3.15 - 3.15 - V VCC = 6.0 V 4.2 3.2 - 4.2 - 4.2 - V VCC = 2.0 V - 0.8 0.5 - 0.5 - 0.5 V VCC = 4.5 V - 2.1 1.35 - 1.35 - 1.35 V VCC = 6.0 V - 2.8 1.8 - 1.8 - 1.8 V HIGH-level VI = VIH or VIL output voltage IO = 20 A; VCC = 2.0 V 1.9 2.0 - 1.9 - 1.9 - V IO = 20 A; VCC = 4.5 V 4.4 4.5 - 4.4 - 4.4 - V IO = 20 A; VCC = 6.0 V 5.9 6.0 - 5.9 - 5.9 - V IO = 4.0; VCC = 4.5 V 3.98 4.32 - 3.84 - 3.7 - V IO = 5.2; VCC = 6.0 V 5.48 5.81 - 5.34 - 5.2 - V LOW-level VI = VIH or VIL output voltage IO = 20 A; VCC = 2.0 V - 0 0.1 - 0.1 - 0.1 V IO = 20 A; VCC = 4.5 V - 0 0.1 - 0.1 - 0.1 V IO = 20 A; VCC = 6.0 V - 0 0.1 - 0.1 - 0.1 V IO = 4.0 mA; VCC = 4.5 V - 0.15 0.26 - 0.33 - 0.4 V IO = 5.2 mA; VCC = 6.0 V - 0.16 0.26 - 0.33 - 0.4 V VI = VCC or GND; VCC = 6.0 V - - 0.1 - 1.0 - 1.0 A LOW-level input voltage II input leakage current ICC supply current VI = VCC or GND; IO = 0 A; VCC = 6.0 V - - 8.0 - 80.0 - 160.0 A CI input capacitance - 3.5 - - - - - pF 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 8 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 10. Dynamic characteristics Table 8. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Figure 18. Symbol Parameter tpd 25 C Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max - 72 220 - 275 - 330 ns VCC = 4.5 V - 26 44 - 55 - 66 ns VCC = 5.0 V; CL = 15 pF - 22 - - - - - ns VCC = 6.0 V - 21 37 - 47 - 56 ns VCC = 2.0 V - 83 255 - 320 - 395 ns VCC = 4.5 V - 30 51 - 64 - 77 ns VCC = 6.0 V - 24 43 - 54 - 65 ns VCC = 2.0 V - 47 150 - 190 - 225 ns VCC = 4.5 V - 17 30 - 38 - 45 ns VCC = 6.0 V - 14 26 - 33 - 38 ns VCC = 2.0 V - 33 130 - 165 - 195 ns VCC = 4.5 V - 12 26 - 33 - 39 ns VCC = 6.0 V - 10 22 - 28 - 33 ns VCC = 2.0 V - 61 220 - 275 - 330 ns VCC = 4.5 V - 22 44 - 55 - 66 ns VCC = 6.0 V - 18 37 - 47 - 56 ns VCC = 2.0 V - 61 220 - 275 - 330 ns VCC = 4.5 V - 22 44 - 55 - 66 ns VCC = 6.0 V - 18 37 - 47 - 56 ns VCC = 2.0 V - 44 190 - 240 - 285 ns VCC = 4.5 V - 16 38 - 48 - 57 ns VCC = 6.0 V - 13 32 - 41 - 48 ns VCC = 2.0 V - 50 210 - 265 - 315 ns VCC = 4.5 V - 18 42 - 53 - 63 ns - 14 36 - 45 - 54 ns VCC = 2.0 V - 19 75 - 95 - 110 ns VCC = 4.5 V - 7 15 - 19 - 22 ns VCC = 6.0 V - 6 13 - 16 - 19 ns propagation CP to Qn; see Figure 10 delay VCC = 2.0 V [1] CP to TC; see Figure 10 CP to RC; see Figure 11 CE to RC; see Figure 11 Dn to Qn; see Figure 12 PL to Qn; see Figure 13 U/D to TC; see Figure 14 U/D to RC; see Figure 14 VCC = 6.0 V tt transition time 74HC191 Product data sheet see Figure 15 [2] All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 9 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter Table 8. Dynamic characteristics ...continued Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Figure 18. Symbol Parameter tW pulse width 25 C Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max VCC = 2.0 V 125 28 - 155 - 195 - ns VCC = 4.5 V 25 10 - 31 - 39 - ns VCC = 6.0 V 21 8 - 26 - 33 - ns VCC = 2.0 V 100 22 - 125 - 150 - ns VCC = 4.5 V 20 8 - 25 - 30 - ns VCC = 6.0 V 17 6 - 21 - 26 - ns VCC = 2.0 V 35 8 - 45 - 55 - ns VCC = 4.5 V 7 3 - 9 - 11 - ns VCC = 6.0 V 6 2 - 8 - 9 - ns VCC = 2.0 V 205 50 - 255 - 310 - ns VCC = 4.5 V 41 18 - 51 - 62 - ns VCC = 6.0 V 35 14 - 43 - 53 - ns VCC = 2.0 V 100 19 - 125 - 150 - ns VCC = 4.5 V 20 7 - 25 - 30 - ns VCC = 6.0 V 17 6 - 21 - 26 - ns VCC = 2.0 V 140 44 - 175 - 210 - ns VCC = 4.5 V 28 16 - 35 - 42 - ns VCC = 6.0 V 24 13 - 30 - 36 - ns VCC = 2.0 V 0 39 - 0 - 0 - ns VCC = 4.5 V 0 14 - 0 - 0 - ns VCC = 6.0 V 0 11 - 0 - 0 - ns VCC = 2.0 V 0 11 - 0 - 0 - ns VCC = 4.5 V 0 4 - 0 - 0 - ns VCC = 6.0 V 0 3 - 0 - 0 - ns VCC = 2.0 V 0 28 - 0 - 0 - ns VCC = 4.5 V 0 10 - 0 - 0 - ns VCC = 6.0 V 0 8 - 0 - 0 - ns CP; HIGH or LOW; see Figure 10 PL; LOW; see Figure 15 trec tsu recovery time set-up time PL to CP; see Figure 15 U/D to CP; see Figure 17 Dn to PL; see Figure 16 CE to CP; see Figure 17 th hold time U/D to CP; see Figure 17 Dn to PL; see Figure 16 CE to CP; see Figure 17 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 10 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter Table 8. Dynamic characteristics ...continued Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Figure 18. Symbol Parameter 25 C Conditions Min fmax maximum frequency Min Max Min Max VCC = 2.0 V 4.0 11 - 3.2 - 2.6 - MHz VCC = 4.5 V 20 33 - 16 - 13 - MHz - 36 - - - - - MHz 24 39 - 19 - 15 - MHz - 31 - - - - - pF VCC = 6.0 V [1] Max CP; see Figure 10 VCC = 5.0 V; CL = 15 pF [3] power VI = GND to VCC; VCC = 5 V; dissipation fi = 1 MHz capacitance CPD Typ 40 C to +85 C 40 C to +125 C Unit tpd is the same as tPHL and tPLH. [2] tt is the same as tTHL and tTLH. [3] CPD is used to determine the dynamic power dissipation (PD in W): PD = CPD VCC2 fi N + (CL VCC2 fo) where: fi = input frequency in MHz; fo = output frequency in MHz; CL = output load capacitance in pF; VCC = supply voltage in V; N = number of inputs switching; (CL VCC2 fo) = sum of outputs. 11. Waveforms IPD[ 9, &3LQSXW 90 *1' W: W3/+ W3+/ 92+ 4Q7& RXWSXW 90 92/ DDD Measurement points are given in Table 9. Logic levels VOL and VOH are typical output voltage levels that occur with the output load. Fig 10. The clock input (CP) to outputs (Qn, TC) propagation delays, clock pulse width and maximum clock frequency 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 11 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 9, &3&(LQSXW 90 *1' W3+/ W3/+ 92+ 90 5&RXWSXW 92/ DDD Measurement points are given in Table 9. Logic levels VOL and VOH are typical output voltage levels that occur with the output load. Fig 11. The clock and count enable inputs (CP, CE) to ripple clock output (RC) propagation delays 9, 'QLQSXW 90 *1' W3+/ W3/+ 92+ 90 4QRXWSXW 92/ DDD Measurement points are given in Table 9. Logic levels VOL and VOH are typical output voltage levels that occur with the output load. Fig 12. The input (Dn) to output (Qn) propagation delays 9O 'QLQSXW *1' 9O 3/LQSXW 90 *1' W3/+ W3+/ 92+ 4QRXWSXW 90 92/ DDD Measurement points are given in Table 9. Logic levels VOL and VOH are typical output voltage levels that occur with the output load. Fig 13. The parallel load input (PL) to output (Qn) propagation delays 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 12 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 9, 8'LQSXW 90 *1' W3/+ W3+/ 92+ 90 7&RXWSXW 92/ W3+/ W3/+ 92+ 90 5&RXWSXW 92/ DDD Measurement points are given in Table 9. Logic levels VOL and VOH are typical output voltage levels that occur with the output load. Fig 14. The up/down count input (U/D) to terminal count and ripple clock output (TC, RC) propagation delays 9, 3/LQSXW 90 *1' W: WUHF 9, &3LQSXW 90 *1' W3+/ 92+ 90 4QRXWSXW 92/ W7+/ W7/+ DDD Measurement points are given in Table 9. Logic levels VOL and VOH are typical output voltage levels that occur with the output load. Fig 15. The parallel load input (PL) to clock (CP) recovery times, parallel load pulse width and output (Qn) transition times 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 13 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 9O 'QLQSXW 90 *1' WVX WVX WK 9O 3/LQSXW WK 90 DDD *1' The shaded areas indicate when the input is permitted to change for predictable output performance. Measurement points are given in Table 9. Fig 16. The parallel load input (PL) to data input (Dn) set-up and hold times 9O &3LQSXW 90 *1' WVX WK 9O &(8'LQSXW 90 *1' WVX WK 9O &(8'LQSXW 90 *1' DDD The shaded areas indicate when the input is permitted to change for predictable output performance. Measurement points are given in Table 9. Fig 17. The count enable and up/down count inputs (CE, U/D) to clock input (CP) set-up and hold times Table 9. Measurement points Input Output VM VI VM 0.5 VCC GND to VCC 0.5 VCC 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 14 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 9, W: QHJDWLYH SXOVH 90 9 9, WI WU WU WI SRVLWLYH SXOVH 9 90 90 90 W: 9&& 9&& * 9, 92 5/ 57 6 RSHQ '87 &/ DDG Test data is given in Table 10. Test circuit definitions: RT = Termination resistance should be equal to output impedance Zo of the pulse generator CL = Load capacitance including jig and probe capacitance RL = Load resistance. S1 = Test selection switch Fig 18. Test circuit for measuring switching times Table 10. Test data Input Load S1 position VI tr, tf CL RL tPHL, tPLH VCC 6 ns 15 pF, 50 pF 1 k open 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 15 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 12. Package outline 62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP 627 ' ( $ ; F \ +( Y 0 $ = 4 $ $ $ $ SLQLQGH[ /S / H Z 0 ES GHWDLO; PP VFDOH ',0(16,216 LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV 81,7 $ PD[ $ $ $ ES F ' ( H +( / /S 4 Y Z \ = PP LQFKHV R R 1RWH 3ODVWLFRUPHWDOSURWUXVLRQVRIPP LQFK PD[LPXPSHUVLGHDUHQRWLQFOXGHG 5()(5(1&(6 287/,1( 9(56,21 ,(& -('(& 627 ( 06 -(,7$ (8523($1 352-(&7,21 ,668('$7( Fig 19. Package outline SOT109-1 (SO16) 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 16 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 6623SODVWLFVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP ' 627 ( $ ; F \ +( Y 0 $ = 4 $ $ $ $ SLQLQGH[ /S / GHWDLO; Z 0 ES H PP VFDOH ',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV 81,7 $ PD[ $ $ $ ES F ' ( H +( / /S 4 Y Z \ = PP R R 1RWH 3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG 287/,1( 9(56,21 627 5()(5(1&(6 ,(& -('(& -(,7$ (8523($1 352-(&7,21 ,668('$7( 02 Fig 20. Package outline SOT338-1 (SSOP16) 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 17 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP ' 627 ( $ ; F \ +( Y 0 $ = 4 $ SLQLQGH[ $ $ $ /S / H GHWDLO; Z 0 ES PP VFDOH ',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV 81,7 $ PD[ $ $ $ ES F ' ( H +( / /S 4 Y Z \ = PP R R 1RWHV 3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG 3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG 287/,1( 9(56,21 627 5()(5(1&(6 ,(& -('(& -(,7$ (8523($1 352-(&7,21 ,668('$7( 02 Fig 21. Package outline SOT403-1 (TSSOP16) 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 18 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 13. Abbreviations Table 11. Abbreviations Acronym Description CMOS Complementary Metal-Oxide Semiconductor DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MM Machine Model 14. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes 74HC191 v.3 20170103 Product data sheet - 74HC_HCT191 v.2 Modifications: 74HC_HCT191_CNV v.2 74HC191 Product data sheet * The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. * * Legal texts have been adapted to the new company name where appropriate. Type numbers 74HCT191D, 74HCT191DB, 74HCT191PW removed. 19901201 Product specification - All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 - (c) NXP Semiconductors N.V. 2017. All rights reserved. 19 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 15. Legal information 15.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term `short data sheet' is explained in section "Definitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 15.2 Definitions Draft -- The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet -- A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification -- The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 15.3 Disclaimers Limited warranty and liability -- Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes -- NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. 74HC191 Product data sheet Suitability for use -- NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications -- Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect. Limiting values -- Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale -- NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license -- Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 20 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter Export control -- This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products -- Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications. Translations -- A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 15.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 16. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com 74HC191 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 -- 3 January 2017 (c) NXP Semiconductors N.V. 2017. All rights reserved. 21 of 22 74HC191 NXP Semiconductors Presettable synchronous 4-bit binary up/down counter 17. Contents 1 2 3 4 5 5.1 5.2 6 7 8 9 10 11 12 13 14 15 15.1 15.2 15.3 15.4 16 17 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features and benefits . . . . . . . . . . . . . . . . . . . . 2 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 Pinning information . . . . . . . . . . . . . . . . . . . . . . 3 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3 Functional description . . . . . . . . . . . . . . . . . . . 4 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 7 Recommended operating conditions. . . . . . . . 8 Static characteristics. . . . . . . . . . . . . . . . . . . . . 8 Dynamic characteristics . . . . . . . . . . . . . . . . . . 9 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 16 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 19 Legal information. . . . . . . . . . . . . . . . . . . . . . . 20 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 20 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Contact information. . . . . . . . . . . . . . . . . . . . . 21 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section `Legal information'. (c) NXP Semiconductors N.V. 2017. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 3 January 2017 Document identifier: 74HC191